-
公开(公告)号：US20210119583A1
公开(公告)日：2021-04-22
申请号：US17074070
申请日：2020-10-19
Applicant: pSemi Corporation
Inventor： Poojan Wagh , Kashish Pal
Abstract: Various methods and circuital arrangements for biasing one or more gates of stacked transistors of an amplifier are possible where the amplifier is configured to operate in at least an active mode and a standby mode. Circuital arrangements can reduce bias circuit standby current during operation in the standby mode while allowing a quick recovery to normal operating conditions of the amplifier. Biasing an input transistor of the stacked transistors can be obtained by using a replica stack circuit.
-
公开(公告)号：US10686409B2
公开(公告)日：2020-06-16
申请号：US15991980
申请日：2018-05-29
Applicant: pSemi Corporation
Inventor： Kashish Pal , Emre Ayranci , Miles Sanner
Abstract: An amplifier circuit configuration capable of processing non-contiguous intra-band carrier aggregate (CA) signals using amplifiers is disclosed herein. In some cases, each of a plurality of amplifiers is an amplifier configured as a cascode (i.e., a two-stage amplifier having two transistors, the first configured as a “common source” input transistor, e.g., input field effect transistor (FET), and the second configured in a “common gate” configuration as a cascode output transistor, (e.g. cascode output FET). In other embodiments, the amplifier may have additional transistors (i.e., more than two stages and/or stacked transistors). The amplifier circuit configuration can be operated in either single mode or split mode. A switchable coupling is placed between the drain of the input FETs of each amplifier within the amplifier circuit configuration. During split mode, the coupling is added to the circuit to allow some of the signal present at the drain of each input FET to be coupled to the drain of the other input FET.
-
公开(公告)号：US20190341960A1
公开(公告)日：2019-11-07
申请号：US15971992
申请日：2018-05-04
Applicant: pSemi Corporation
Inventor： Kashish Pal , Vikas Sharma , Sebastian Diebold
Abstract: A hybrid coupler-based T/R switch for use in a TDM system. An output hybrid coupler of a balanced amplifier is used to selectively switch a transmit or receive path to an antenna. During transmission, power at the output of the balanced amplifier is delivered directly to the antenna. During reception, power from the antenna is reflected through ports of the hybrid coupler connected to respective two amplifiers of the balanced amplifier, to constructively combine at a port of the coupler coupled to the receive path, with a ninety degrees phase shift. A pair of shunting switches coupled to the ports of the hybrid coupler connected to the two amplifiers, and a shunting switch coupled to the port coupled to the receive path, control operation of the hybrid coupler-based T/R switch.
-
公开(公告)号：US20190140622A1
公开(公告)日：2019-05-09
申请号：US16052337
申请日：2018-08-01
Applicant: pSemi Corporation
Inventor： John Birkbeck , Vikas Sharma , Kashish Pal
Abstract: A phase shifter for altering the phase of a radio frequency signal is disclosed herein. A Lange coupler is used having reflective ports that are coupled to artificial transmission lines. The artificial transmission lines provide a reflection transmission path, the length of which can be determined by digital control lines. Transistors placed along the length of the central trace provide independent paths to ground that serve to shorten the electrical length of the ATL. Accordingly, by selectively turning the transistors on/off, the electrical length of the ATL can be selected and thus the amount of phase delay introduced by the phase shifter.
-
公开(公告)号：US20240405724A1
公开(公告)日：2024-12-05
申请号：US18656926
申请日：2024-05-07
Applicant: pSemi Corporation
Inventor： Poojan Wagh , Kashish Pal
Abstract: Various methods and circuital arrangements for biasing one or more gates of stacked transistors of an amplifier are possible where the amplifier is configured to operate in at least an active mode and a standby mode. Circuital arrangements can reduce bias circuit standby current during operation in the standby mode while allowing a quick recovery to normal operating conditions of the amplifier. Biasing an input transistor of the stacked transistors can be obtained by using a replica stack circuit.
-
Patent Agency Ranking
公开(公告)号：US11742802B2
公开(公告)日：2023-08-29
申请号：US17531510
申请日：2021-11-19
Applicant: pSemi Corporation
Inventor： Poojan Wagh , Kashish Pal , Robert Mark Englekirk , Tero Tapio Ranta , Keith Bargroff , Simon Edward Willard
CPC classification number: H03F1/0211 , H03F1/0261 , H03F1/223 , H03F3/193 , H03F2200/18 , H03F2200/21 , H03F2200/451 , H03F2200/522
Abstract: Various methods and circuital arrangements for biasing one or more gates of stacked transistors of an amplifier are possible where the amplifier is configured to operate in at least an active mode and a standby mode. Circuital arrangements can reduce bias circuit and stacked transistors standby current during operation in the standby mode and to reduce impedance presented to the gates of the stacked transistors during operation in the active mode while maintaining voltage compliance of the stacked transistors during both modes of operation.
-
公开(公告)号：US11671058B2
公开(公告)日：2023-06-06
申请号：US17950708
申请日：2022-09-22
Applicant: pSemi Corporation
Inventor： Poojan Wagh , Kashish Pal
CPC classification number: H03F1/0227 , H03F1/223 , H03F1/301 , H03F1/56 , H03F3/189 , H03F3/193 , H03F2200/18 , H03F2200/249 , H03F2200/453
Abstract: Various methods and circuital arrangements for biasing one or more gates of stacked transistors of an amplifier are possible where the amplifier is configured to operate in at least an active mode and a standby mode. Circuital arrangements can reduce bias circuit standby current during operation in the standby mode while allowing a quick recovery to normal operating conditions of the amplifier. Biasing an input transistor of the stacked transistors can be obtained by using a replica stack circuit.
-
8.发明申请公开(公告)号：US20210135656A1
公开(公告)日：2021-05-06
申请号：US17094654
申请日：2020-11-10
Applicant: pSemi Corporation
Inventor： John Birkbeck , Vikas Sharma , Kashish Pal , Mark James O'Leary
Abstract: A phase shifter for altering the phase of a radio frequency signal is disclosed herein. A Lange coupler is used having reflective ports that are coupled to artificial transmission lines. The artificial transmission lines provide a reflection transmission path, the length of which can be determined by digital control lines. Transistors placed along the length of the central trace provide independent paths to ground that serve to shorten the electrical length of the ATL. Accordingly, by selectively turning the transistors on/off, the electrical length of the ATL can be selected and thus the amount of phase delay introduced by the phase shifter.
-
公开(公告)号：US10389306B2
公开(公告)日：2019-08-20
申请号：US15690115
申请日：2017-08-29
Applicant: pSemi Corporation
Inventor： Poojan Wagh , Kashish Pal , Robert Mark Englekirk , Tero Tapio Ranta , Keith Bargroff , Simon Edward Willard
Abstract: Various methods and circuital arrangements for biasing one or more gates of stacked transistors of an amplifier are possible where the amplifier is configured to operate in at least an active mode and a standby mode. Circuital arrangements can reduce bias circuit and stacked transistors standby current during operation in the standby mode and to reduce impedance presented to the gates of the stacked transistors during operation in the active mode while maintaining voltage compliance of the stacked transistors during both modes of operation.
-
公开(公告)号：US12218637B2
公开(公告)日：2025-02-04
申请号：US18534153
申请日：2023-12-08
Applicant: pSemi Corporation
Inventor： Kashish Pal , Emre Ayranci , Miles Sanner
Abstract: An amplifier circuit configuration capable of processing non-contiguous intra-band carrier aggregate (CA) signals using amplifiers is disclosed herein. In some cases, each of a plurality of amplifiers is an amplifier configured as a cascode (i.e., a two-stage amplifier having two transistors, the first configured as a “common source” input transistor, e.g., input field effect transistor (FET), and the second configured in a “common gate” configuration as a cascode output transistor, (e.g. cascode output FET). In other embodiments, the amplifier may have additional transistors (i.e., more than two stages and/or stacked transistors). The amplifier circuit configuration can be operated in either single mode or split mode. A switchable coupling is placed between the drain of the input FETs of each amplifier within the amplifier circuit configuration. During split mode, the coupling is added to the circuit to allow some of the signal present at the drain of each input FET to be coupled to the drain of the other input FET.
-
-
-
-
-
-
-
-
-
Search Results
35
records
(took 0.021 seconds)
