-
公开(公告)号:US20230307375A1
公开(公告)日:2023-09-28
申请号:US18151583
申请日:2023-01-09
发明人: Hao-Cheng Hou , Tsung-Ding Wang , Jung Wei Cheng , Yu-Min Liang , Chien-Hsun Lee , Shang-Yun Hou , Wei-Yu Chen , Collin Jordon Fleshman , Kuo-Lung Pan , Shu-Rong Chun , Sheng-Chi Lin
IPC分类号: H01L23/538 , H01L23/31 , H01L23/00 , H01L25/00 , H10B80/00 , H01L25/18 , H01L21/56 , H01L23/48
CPC分类号: H01L23/5385 , H01L23/3121 , H01L24/19 , H01L24/20 , H01L25/50 , H10B80/00 , H01L25/18 , H01L21/561 , H01L23/481 , H01L23/562 , H01L2224/16227 , H01L24/16 , H01L24/29 , H01L2224/2929 , H01L2924/0665 , H01L2224/29386 , H01L2924/05442 , H01L2924/05432 , H01L2924/0503 , H01L24/32 , H01L2224/32225 , H01L24/73 , H01L2224/73204 , H01L2224/19 , H01L2224/211
摘要: A method includes forming a composite package substrate. The formation of the composite package substrate includes encapsulating an interconnect die in an encapsulant, with the interconnect die including a plurality of through-vias therein, and forming a first plurality of redistribution lines (RDLs) and a second plurality of RDLs on opposite sides of the interconnect die. The method further includes bonding an organic package substrate to the composite package substrate, and bonding a first package component and a second package component to the first plurality of RDLs. The first package component and the second package component are electrically interconnected through the interconnect die and the first plurality of RDLs.
-
公开(公告)号:US20230253369A1
公开(公告)日:2023-08-10
申请号:US18302496
申请日:2023-04-18
发明人: Chien-Hsun Lee , Tsung-Ding Wang , Mirng-Ji Lii , Chen-Hua Yu
IPC分类号: H01L25/065 , H01L21/56 , H01L23/00 , H01L23/367 , H01L23/373 , H01L23/498 , H01L21/78 , H01L25/18 , H01L25/00
CPC分类号: H01L25/0657 , H01L21/561 , H01L24/97 , H01L23/3675 , H01L23/3736 , H01L23/49827 , H01L24/00 , H01L21/563 , H01L21/78 , H01L25/18 , H01L25/50 , H01L2224/16145 , H01L2224/16225 , H01L2224/32225 , H01L2224/73204 , H01L2924/0002 , H01L23/3128
摘要: A method includes bonding a first plurality of device dies onto a wafer, wherein the wafer includes a second plurality of device dies, with each of the first plurality of device dies bonded to one of the second plurality of device dies. The wafer is then sawed to form a die stack, wherein the die stack includes a first device die from the first plurality of device dies and a second device die from the second plurality of device dies. The method further includes bonding the die stack over a package substrate.
-
公开(公告)号:US11652086B2
公开(公告)日:2023-05-16
申请号:US17087106
申请日:2020-11-02
发明人: Chien-Hsun Lee , Tsung-Ding Wang , Mirng-Ji Lii , Chen-Hua Yu
IPC分类号: H01L23/48 , H01L25/065 , H01L21/56 , H01L23/00 , H01L23/367 , H01L23/373 , H01L23/498 , H01L21/78 , H01L25/18 , H01L25/00 , H01L23/31
CPC分类号: H01L25/0657 , H01L21/561 , H01L21/563 , H01L21/78 , H01L23/3675 , H01L23/3736 , H01L23/49827 , H01L24/00 , H01L24/97 , H01L25/18 , H01L25/50 , H01L23/3128 , H01L2224/16145 , H01L2224/16225 , H01L2224/32225 , H01L2224/73204 , H01L2225/06513 , H01L2225/06517 , H01L2225/06541 , H01L2225/06548 , H01L2225/06568 , H01L2225/06589 , H01L2924/0002 , H01L2924/0002 , H01L2924/00 , H01L2224/73204 , H01L2224/16225 , H01L2224/32225 , H01L2924/00
摘要: A method includes bonding a first plurality of device dies onto a wafer, wherein the wafer includes a second plurality of device dies, with each of the first plurality of device dies bonded to one of the second plurality of device dies. The wafer is then sawed to form a die stack, wherein the die stack includes a first device die from the first plurality of device dies and a second device die from the second plurality of device dies. The method further includes bonding the die stack over a package substrate.
-
4.
公开(公告)号:US11532587B2
公开(公告)日:2022-12-20
申请号:US17170268
申请日:2021-02-08
发明人: Chien-Hsun Chen , Jiun Yi Wu , Chien-Hsun Lee , Chung-Shi Liu
摘要: A method includes placing a package component over a carrier, encapsulating the package component in an encapsulant, and forming a connection structure over and electrically coupling to the package component. The formation of the connection structure includes forming a first via group over and electrically coupling to the package component, forming a first conductive trace over and contacting the first via group, forming a second via group overlying and contacting the first conductive trace, wherein each of the first via group and the second via group comprises a plurality of vias, forming a second conductive trace over and contacting the second via group, forming a top via overlying and contacting the second conductive trace, and forming an Under-Bump-Metallurgy (UBM) over and contacting the top via.
-
公开(公告)号:US20220301889A1
公开(公告)日:2022-09-22
申请号:US17837940
申请日:2022-06-10
发明人: Chen-Hua Yu , Chien-Hsun Lee , Chi-Yang Yu , Jung Wei Cheng , Chin-Liang Chen
IPC分类号: H01L21/56 , H01L23/367 , H01L23/31 , H01L23/433 , H01L23/538 , H01L23/00 , H01L25/065 , H01L25/00
摘要: Integrated circuit packages and methods of forming the same are disclosed. A first die is mounted on a first side of a workpiece, the workpiece including a second die. The workpiece is mounted to a front side of a package substrate, where the first die is at least partially disposed in a through hole in the package substrate. A heat dissipation feature may be attached on a second side of the workpiece. An encapsulant may be formed on the front side of the package substrate around the workpiece.
-
公开(公告)号:US20220199461A1
公开(公告)日:2022-06-23
申请号:US17205383
申请日:2021-03-18
发明人: Chen-Hua Yu , Wei-Yu Chen , Jiun Yi Wu , Chung-Shi Liu , Chien-Hsun Lee
IPC分类号: H01L21/768 , H01L23/538 , H01L21/56 , H01L23/31
摘要: A method includes attaching interconnect structures to a carrier substrate, wherein each interconnect structure includes a redistribution structure; a first encapsulant on the redistribution structure; and a via extending through the encapsulant to physically and electrically connect to the redistribution structure; depositing a second encapsulant on the interconnect structures, wherein adjacent interconnect structures are laterally separated by the second encapsulant; after depositing the second encapsulant, attaching a first core substrate to the redistribution structure of at least one interconnect structure, wherein the core substrate is electrically connected to the redistribution structure; and attaching semiconductor devices to the interconnect structures, wherein the semiconductor devices are electrically connected to the vias of the interconnect structures.
-
公开(公告)号:US11244879B2
公开(公告)日:2022-02-08
申请号:US16746976
申请日:2020-01-20
发明人: Chi-Yang Yu , Chien-Hsun Lee , Jung-Wei Cheng , Tsung-Ding Wang , Yu-Min Liang
IPC分类号: H01L23/31 , H01L23/522
摘要: A semiconductor package including a first semiconductor device, a second semiconductor device, an insulating encapsulant, a redistribution structure and a supporting element is provided. The insulating encapsulant encapsulates the first semiconductor device and the second semiconductor device. The redistribution structure is over the first semiconductor device, the second semiconductor device and the insulating encapsulant. The redistribution structure is electrically connected to the first semiconductor device and the second semiconductor device. The supporting element is embedded in one of the insulating encapsulant and the redistribution structure.
-
公开(公告)号:US11177218B2
公开(公告)日:2021-11-16
申请号:US16824722
申请日:2020-03-20
发明人: Jiun-Yi Wu , Chien-Hsun Lee , Shou-Yi Wang , Chien-Hsun Chen
IPC分类号: H01L25/065 , H01L23/538 , H01L23/31 , H01L21/52 , H01L23/00 , H01L21/56
摘要: A package has a first semiconductor die, a second semiconductor die, a redistribution structure and a metallic bolstering pattern. The second semiconductor die is disposed beside the first semiconductor die and spaced apart from the first semiconductor die with a distance. The redistribution structure is disposed over the first semiconductor die and the second semiconductor die and is electrically connected with the first and second semiconductor dies. The metallic bolstering pattern is disposed between the redistribution structure and the first and second semiconductor dies. The metallic bolstering pattern is disposed on the redistribution structure and located over the first and second semiconductor dies, and the metallic bolstering pattern extends across the distance between the first and second semiconductor dies and extends beyond borders of the first and second semiconductor dies.
-
公开(公告)号:US11145639B2
公开(公告)日:2021-10-12
申请号:US16718034
申请日:2019-12-17
发明人: Jung-Wei Cheng , Chien-Hsun Lee , Chi-Yang Yu , Hao-Cheng Hou , Hsin-Yu Pan , Tsung-Ding Wang
IPC分类号: H01L25/18 , H01L23/31 , H01L23/538 , H01L23/367 , H01L21/56 , H01L21/48 , H01L21/683 , H01L23/498 , H01L25/00
摘要: A semiconductor package and a manufacturing method thereof are provided. The semiconductor package includes a first semiconductor device, at least one second semiconductor device, at least one dummy die, an encapsulant and a redistribution structure. The first semiconductor device, the at least one second semiconductor device and at least one dummy die are laterally separated from one another, and laterally encapsulated by the encapsulant. A Young's modulus of the at least one dummy die is greater than a Young's modulus of the encapsulant. A sidewall of the at least one dummy die is substantially coplanar with a sidewall of the encapsulant. The redistribution structure is disposed over the encapsulant, and electrically connected to the first semiconductor device and the at least one second semiconductor device.
-
公开(公告)号:US20210183844A1
公开(公告)日:2021-06-17
申请号:US16718034
申请日:2019-12-17
发明人: Jung-Wei Cheng , Chien-Hsun Lee , Chi-Yang Yu , Hao-Cheng Hou , Hsin-Yu Pan , Tsung-Ding Wang
IPC分类号: H01L25/18 , H01L23/31 , H01L23/538 , H01L23/367 , H01L21/56 , H01L25/00 , H01L21/48 , H01L21/683 , H01L23/498
摘要: A semiconductor package and a manufacturing method thereof are provided. The semiconductor package includes a first semiconductor device, at least one second semiconductor device, at least one dummy die, an encapsulant and a redistribution structure. The first semiconductor device, the at least one second semiconductor device and at least one dummy die are laterally separated from one another, and laterally encapsulated by the encapsulant. A Young's modulus of the at least one dummy die is greater than a Young's modulus of the encapsulant. A sidewall of the at least one dummy die is substantially coplanar with a sidewall of the encapsulant. The redistribution structure is disposed over the encapsulant, and electrically connected to the first semiconductor device and the at least one second semiconductor device.
-
-
-
-
-
-
-
-
-