公开(公告)号：US12087387B2

公开(公告)日：2024-09-10

申请号：US17750690

申请日：2022-05-23

Applicant: Samsung Electronics Co., Ltd.

Inventor： Lava Kumar Pulluru ,  Poornima Venkatasubramanian ,  Manish Chandra Joshi ,  Ved Prakash ,  Pushp Khatter

IPC: G11C7/10 ,  H03K3/037

CPC classification number: G11C7/1039 ,  G11C7/1066 ,  G11C7/1093 ,  H03K3/0372

Abstract: A memory device includes at least one bitcell; read circuitry coupled to the at least one bitcell; and screening circuitry coupled to the read circuitry, wherein the screening circuitry includes a master slave flip-flop configured to store an output of the at least one bitcell during a read operation of the memory device, wherein the master slave flip-flop includes a master latch and a slave latch; and a DOUT window controller coupled to the master slave flip-flop and configured to generate and control a master clock signal for the master latch to determine if the at least one bitcell is a weak bitcell; and generate and control a slave clock signal for the slave latch to enable toggling of the output of the at least one bitcell during a transparent window between the master clock signal and the slave clock signal.

公开(公告)号：US12293806B2

公开(公告)日：2025-05-06

申请号：US18051142

申请日：2022-10-31

Applicant: Samsung Electronics Co., Ltd.

Inventor： Lava Kumar Pulluru ,  Gopi Sunanth Kumar Gogineni ,  Manish Chandra Joshi ,  Pushp Khatter

IPC: G11C7/10 ,  G11C7/12 ,  G11C7/22

Abstract: Various example embodiments of the inventive concepts include a SRAM apparatus including a left memory array and right memory array, each of the left memory array and the right memory array including a left memory array and a right memory array, each comprising a plurality of columns, the plurality of columns in each of the left memory array and the right memory array divided into a plurality of segments, and each of the segments comprising a plurality of memory bit cells, and central driver circuitry comprising a plurality of driver devices, each of the plurality of driver devices communicatively connected to a corresponding segment of the plurality of segments through a corresponding metal control line of a plurality of metal control lines, the central driver circuitry configured to route at least one array signal to at least one segment of the plurality of segments.

公开(公告)号：US12205636B2

公开(公告)日：2025-01-21

申请号：US18163584

申请日：2023-02-02

Applicant: Samsung Electronics Co., Ltd.

Inventor： Poornima Venkatasubramanian ,  Pushp Khatter ,  Lava Kumar Pulluru ,  Manish Chandra Joshi ,  Ved Prakash ,  Anurag Kumar ,  Surendra Deshmukh

IPC: G11C11/00 ,  G11C11/412 ,  G11C11/419

Abstract: A write assist circuit includes a first power control circuit and second power control circuit, each comprising a first switch and second switch. The first switch of first power control circuit has first drive strength and is configured to be controlled by a column select line, a power control line, a first bit line, and a power supply. The first switch of the second power control circuit has the first drive strength and is configured to be controlled by the column select line, the power control line, a second bit line, and the power supply. The second switch has a second drive strength and is configured to be controlled by the power control line. The first switches are configured to be controlled using input data on first- and second-bit line, respectively, for altering power supply to first inverter and second inverter of SRAM bitcell.

公开(公告)号：US20240071438A1

公开(公告)日：2024-02-29

申请号：US18051142

申请日：2022-10-31

Applicant: Samsung Electronics Co., Ltd.

Inventor： Lava Kumar PULLURU ,  Gopi Sunanth Kumar Gogineni ,  Manish Chandra Joshi ,  Pushp Khatter

IPC: G11C7/10 ,  G11C7/12 ,  G11C7/22

CPC classification number: G11C7/109 ,  G11C7/12 ,  G11C7/22

Abstract: Various example embodiments of the inventive concepts include a SRAM apparatus including a left memory array and right memory array, each of the left memory array and the right memory array including a left memory array and a right memory array, each comprising a plurality of columns, the plurality of columns in each of the left memory array and the right memory array divided into a plurality of segments, and each of the segments comprising a plurality of memory bit cells, and central driver circuitry comprising a plurality of driver devices, each of the plurality of driver devices communicatively connected to a corresponding segment of the plurality of segments through a corresponding metal control line of a plurality of metal control lines, the central driver circuitry configured to route at least one array signal to at least one segment of the plurality of segments.