知搜-全球专利检索

  1. Login
  2. Sign Up

Search Results

21 records (took 0.02 seconds)

    Display apparatus with a reduced peripheral area
    1.
    发明授权
    Display apparatus with a reduced peripheral area 有权

    公开(公告)号：US10797121B2

    公开(公告)日：2020-10-06

    申请号：US16059553

    申请日：2018-08-09

    Applicant: SAMSUNG DISPLAY CO, LTD.

    Inventor： Dong-Hyun Lee ,  Deukjong Kim ,  Jaehak Lee

    IPC: H01L27/32 ,  H01L51/52

    Abstract: A display apparatus includes a display area in which a plurality of pixels are disposed to display an image and a peripheral area which is a non-display area. The display apparatus includes a first power line which is disposed in the peripheral area and provides a first voltage to the plurality of pixels, and a second power line which is disposed in the peripheral area and provides a second voltage different from the first voltage to the plurality of pixels. At least a portion of the first power line overlaps the second power line in the peripheral area.

    THIN FILM TRANSISTOR SUBSTRATE, METHOD OF INSPECTING THE SAME, AND DISPLAY DEVICE INCLUDING THE SAME
    3.
    发明申请
    THIN FILM TRANSISTOR SUBSTRATE, METHOD OF INSPECTING THE SAME, AND DISPLAY DEVICE INCLUDING THE SAME 有权
    薄膜晶体管基板，检查其的方法和包括其的显示装置

    公开(公告)号：US20140203835A1

    公开(公告)日：2014-07-24

    申请号：US13895794

    申请日：2013-05-16

    Applicant: Samsung Display Co., Ltd.

    Inventor： Sungin RO ,  Hyangyul Kim ,  Seunghyun Park ,  Jaehak Lee

    IPC: G09G3/00 ,  H01L27/12

    CPC classification number: G09G3/006 ,  H01L27/1251

    Abstract: A thin film transistor substrate, includes: pixels disposed in a display area of the thin film transistor substrate and connected to gate lines and data lines; gate pad parts connected to first ends of the gate lines; first test transistors each being connected to a second end of a corresponding gate line of the gate lines; data pad parts connected to first ends of the data lines; and second test transistors each being connected to a second end of a corresponding data line of the data lines. The gate pad parts, the data pad parts, the first test transistors, and the second test transistors are disposed in a non-display area of the thin film transistor substrate. The first test transistors are configured to be switched to receive a first inspection signal and the second test transistors are configured to be switched to receive a second inspection signal.

    Abstract translation: 一种薄膜晶体管基板，包括：设置在薄膜晶体管基板的显示区域中并连接到栅极线和数据线的像素; 栅极焊盘部分连接到栅极线的第一端; 每个第一测试晶体管连接到栅极线的对应栅极线的第二端; 数据焊盘部分连接到数据线的第一端; 并且每个第二测试晶体管连接到数据线的相应数据线的第二端。 栅极焊盘部分，数据焊盘部分，第一测试晶体管和第二测试晶体管设置在薄膜晶体管衬底的非显示区域中。 第一测试晶体管被配置为被切换以接收第一检查信号，并且第二测试晶体管被配置为被切换以接收第二检查信号。

    Display panel
    4.
    发明授权
    Display panel 有权

    公开(公告)号：US12245470B2

    公开(公告)日：2025-03-04

    申请号：US18613089

    申请日：2024-03-21

    Applicant: SAMSUNG DISPLAY CO., LTD.

    Inventor： Jongbaek Seon ,  Jaehak Lee ,  Juncheol Shin ,  Kyungchan Chae ,  Jieun Choi

    IPC: H01L27/32 ,  H10K50/84 ,  H10K59/122 ,  H10K59/123 ,  H10K59/124 ,  H10K59/131 ,  H10K71/00 ,  H10K102/00

    Abstract: A display panel includes: a substrate including a first area, a second area, and a third area; a stacked structure corresponding to a plurality of display elements in the second area, the stacked structure including a pixel electrode, an opposite electrode, and an intermediate layer between the pixel electrode and the opposite electrode; and a plurality of grooves in the third area, wherein the stacked structure includes at least one organic material layer that is disconnected by the plurality of grooves, at least one groove of the plurality of grooves is defined in a first multi-layer including a first lower layer and a first upper layer, and at least one of the first lower layer and the first upper layer includes a plurality of sub-layers.

    Display panel
    7.
    发明授权
    Display panel 有权

    公开(公告)号：US10903300B2

    公开(公告)日：2021-01-26

    申请号：US16244262

    申请日：2019-01-10

    Applicant: Samsung Display Co., Ltd.

    Inventor： Dong-hyun Lee ,  Deukjong Kim ,  Jaehak Lee ,  Deok-young Choi

    IPC: H01L27/32 ,  G09G3/3233 ,  G09G3/3266 ,  H01L51/00 ,  G09G3/3283 ,  H01L51/52

    Abstract: A display panel including a first pixel row comprising a plurality of first pixels arranged in a first direction; a second pixel row comprising a plurality of second pixels, each of the plurality of second pixels overlaps each of the plurality of first pixels in a second direction crossing the first direction, and a third pixel, the third pixel does not overlap the plurality of first pixels in the second direction, wherein the plurality of second pixels and the third pixel being arranged in the first direction; and a first vertical line comprising a first sub-line, the first sub-line is extended in the second direction and is connected to the third pixel, and a second sub-line, the second sub-line is extended from an end portion of the first sub-line in a direction away from the plurality of first pixels at a first angle relative to the second direction.

Patent Agency Ranking