-
公开(公告)号：US10816597B2
公开(公告)日：2020-10-27
申请号：US15836363
申请日：2017-12-08
Applicant: Silicon Laboratories Inc.
Inventor： Huanhui Zhan , Krishna Pentakota , Stefan N. Mastovich
IPC: G01R31/317 , G01R31/316
Abstract: An integrated circuit includes a supply terminal to receive a supply voltage and a test terminal that operates in an input mode and an output mode. A test interface of the integrated circuit operates in a normal mode requiring a serial write to the test terminal to access test locations in the integrated circuit. The test interface also operates in an automatic mode in which addresses for test locations are auto incremented by toggling the supply voltage from a high voltage level to a low voltage level and back to the high voltage level. In an input mode, with the supply voltage at the low voltage level, the test pin receives configuration and address information. In output mode, with the supply voltage at the high voltage level, the test pin supplies test information corresponding to the address information received.
-
公开(公告)号：US10812028B2
公开(公告)日：2020-10-20
申请号：US16660027
申请日：2019-10-22
Applicant: Silicon Laboratories Inc.
Inventor： Mohammad Al-Shyoukh , Krishna Pentakota , Stefan N. Mastovich
IPC: H03F3/217 , H02J50/05 , H02J50/80 , H02M3/335 , H02M5/458 , H02M7/797 , H02M1/08 , H01L29/66 , H02M3/338 , H02M1/34 , H02H9/00 , H03F3/04 , H01L29/78 , H02M1/00 , H02M1/32
Abstract: A power transfer device includes an oscillator circuit having a first node, a second node, and a control terminal. The oscillator circuit includes a cascode circuit comprising transistors having a first conductivity type and a first breakdown voltage. The cascode circuit is coupled to the control terminal, the first node, and the second node. The oscillator circuit includes a latch circuit coupled between the cascode circuit and a first power supply node. The latch circuit includes cross-coupled transistors having the first conductivity type and a second breakdown voltage. The first breakdown voltage is greater than the second breakdown voltage. The oscillator circuit may be configured to develop a pseudo-differential signal on the first node and the second node. The pseudo-differential signal may have a peak voltage of at least three times a voltage level of an input DC signal on a second power supply node.
-
公开(公告)号：US20200052665A1
公开(公告)日：2020-02-13
申请号：US16660027
申请日：2019-10-22
Applicant: Silicon Laboratories Inc.
Inventor： Mohammad Al-Shyoukh , Krishna Pentakota , Stefan N. Mastovich
IPC: H03F3/217 , H01L29/66 , H02M1/08 , H02M7/797 , H02M5/458 , H02M3/335 , H02J50/80 , H02J50/05 , H02M3/338
Abstract: A power transfer device includes an oscillator circuit having a first node, a second node, and a control terminal. The oscillator circuit includes a cascode circuit comprising transistors having a first conductivity type and a first breakdown voltage. The cascode circuit is coupled to the control terminal, the first node, and the second node. The oscillator circuit includes a latch circuit coupled between the cascode circuit and a first power supply node. The latch circuit includes cross-coupled transistors having the first conductivity type and a second breakdown voltage. The first breakdown voltage is greater than the second breakdown voltage. The oscillator circuit may be configured to develop a pseudo-differential signal on the first node and the second node. The pseudo-differential signal may have a peak voltage of at least three times a voltage level of an input DC signal on a second power supply node.
-
公开(公告)号：US20200099255A1
公开(公告)日：2020-03-26
申请号：US16141052
申请日：2018-09-25
Applicant: Silicon Laboratories Inc.
Inventor： Mohammad Al-Shyoukh , Krishna Pentakota , Stefan N. Mastovich
Abstract: A power transfer device includes a first power supply node, a second power supply node, and an oscillator circuit configured to convert an input DC signal across the first power supply node and the second power supply node into an AC signal on a differential pair of nodes comprising a first node and a second node in response to a control signal. The oscillator circuit includes a regulated power supply node and an active shunt regulator circuit configured to clamp a peak voltage level across the regulated power supply node and the second power supply node to a clamped voltage level. The clamped voltage level is linearly related to a first voltage level on the first power supply node.
-
公开(公告)号：US10326375B1
公开(公告)日：2019-06-18
申请号：US15835234
申请日：2017-12-07
Applicant: Silicon Laboratories Inc.
Inventor： Krishna Pentakota , Mohammad Al-Shyoukh , Stefan N. Mastovich
IPC: H04L7/00 , H02M3/335 , G01R19/18 , H01L21/48 , H01L23/498 , H01L23/66 , H03F3/213 , H03F3/195 , H02M7/537 , H01L23/64 , H01F19/08
Abstract: An isolated power transfer device has a primary side and a secondary side isolated from the primary side by an isolation barrier. A secondary-side circuit includes a rectifier circuit coupled to a secondary-side conductive coil. The secondary-side circuit includes a first resistor coupled to a first power supply node and a terminal node. The secondary-side circuit includes a second resistor coupled to the terminal node and a second power supply node. The secondary-side circuit includes a first circuit to generate a feedback signal in response to a reference voltage and a signal on the terminal node. The feedback signal has a hysteretic band defined by the first resistor and the second resistor. The secondary-side circuit is configured as an AC/DC power converter that provides, on the first power supply node, an output DC signal having a voltage level based on a ratio of the first resistor to the second resistor.
-
Patent Agency Ranking
公开(公告)号：US20190181764A1
公开(公告)日：2019-06-13
申请号：US15835234
申请日：2017-12-07
Applicant: Silicon Laboratories Inc.
Inventor： Krishna Pentakota , Mohammad Al-Shyoukh , Stefan N. Mastovich
IPC: H02M3/335 , G01R19/18 , H01L21/48 , H01L23/498 , H01L23/64 , H01L23/66 , H03F3/213 , H03F3/195 , H02M7/537
Abstract: An isolated power transfer device has a primary side and a secondary side isolated from the primary side by an isolation barrier. A secondary-side circuit includes a rectifier circuit coupled to a secondary-side conductive coil. The secondary-side circuit includes a first resistor coupled to a first power supply node and a terminal node. The secondary-side circuit includes a second resistor coupled to the terminal node and a second power supply node. The secondary-side circuit includes a first circuit to generate a feedback signal in response to a reference voltage and a signal on the terminal node. The feedback signal has a hysteretic band defined by the first resistor and the second resistor. The secondary-side circuit is configured as an AC/DC power converter that provides, on the first power supply node, an output DC signal having a voltage level based on a ratio of the first resistor to the second resistor.
-
公开(公告)号：US20190178937A1
公开(公告)日：2019-06-13
申请号：US15836363
申请日：2017-12-08
Applicant: Silicon Laboratories Inc.
Inventor： Huanhui Zhan , Krishna Pentakota , Stefan N. Mastovich
IPC: G01R31/317 , G01R31/316
Abstract: An integrated circuit includes a supply terminal to receive a supply voltage and a test terminal that operates in an input mode and an output mode. A test interface of the integrated circuit operates in a normal mode requiring a serial write to the test terminal to access test locations in the integrated circuit. The test interface also operates in an automatic mode in which addresses for test locations are auto incremented by toggling the supply voltage from a high voltage level to a low voltage level and back to the high voltage level. In an input mode, with the supply voltage at the low voltage level, the test pin receives configuration and address information. In output mode, with the supply voltage at the high voltage level, the test pin supplies test information corresponding to the address information received.
-
公开(公告)号：US10033421B2
公开(公告)日：2018-07-24
申请号：US15168318
申请日：2016-05-31
Applicant: Silicon Laboratories Inc.
Inventor： Vitor Pereira , Mustafa Koroglu , Ruifeng Sun , Ramin Khoini-Poorfard , Abdulkerim Coban , Yu Su , Krishna Pentakota
Abstract: In one example, a semiconductor die includes multi-standard, multi-channel expandable television/satellite receiver that can be flexibly implemented in a number of different configurations to enable incorporation into a plurality of different systems. The semiconductor die may include multiple tuners to receive and tune a terrestrial radio frequency (RF) signal and a satellite RF signal. These tuners may include different frequency synthesizers including voltage controlled oscillators (VCOs) to generate VCO signals at different frequencies, mixers to downconvert the RF signals to baseband signals using the VCO signals. In an implementation, the semiconductor die may further include shared circuitry coupled to the tuners to digitize, process and demodulate the baseband signals.
-
公开(公告)号：US20140361838A1
公开(公告)日：2014-12-11
申请号：US13910392
申请日：2013-06-05
Applicant: Silicon Laboratories Inc.
Inventor： Yu Su , Mustafa H. Koroglu , Ruifeng Sun , Krishna Pentakota , Pio Balmelli , Ramin Khoini-Poorfard
Abstract: An amplifier includes a negative gain amplifier, a load element, and a transconductance device. The negative gain amplifier has an input and an output. The load element has a first terminal coupled to a power supply voltage terminal, and a second terminal. The transconductance device has a first current electrode coupled to the second terminal of the load element, a control electrode coupled to the output of the negative gain amplifier, and a second current electrode coupled to the input of the negative gain amplifier.
Abstract translation: 放大器包括负增益放大器，负载元件和跨导器件。 负增益放大器具有输入和输出。 负载元件具有耦合到电源电压端子的第一端子和第二端子。 跨导器件具有耦合到负载元件的第二端子的第一电流电极，耦合到负增益放大器的输出的控制电极和耦合到负增益放大器的输入的第二电流电极。
-
公开(公告)号：US10833535B2
公开(公告)日：2020-11-10
申请号：US16141052
申请日：2018-09-25
Applicant: Silicon Laboratories Inc.
Inventor： Mohammad Al-Shyoukh , Krishna Pentakota , Stefan N. Mastovich
Abstract: A power transfer device includes a first power supply node, a second power supply node, and an oscillator circuit configured to convert an input DC signal across the first power supply node and the second power supply node into an AC signal on a differential pair of nodes comprising a first node and a second node in response to a control signal. The oscillator circuit includes a regulated power supply node and an active shunt regulator circuit configured to clamp a peak voltage level across the regulated power supply node and the second power supply node to a clamped voltage level. The clamped voltage level is linearly related to a first voltage level on the first power supply node.
-
-
-
-
-
-
-
-
-
Search Results
17
records
(took 0.015 seconds)
