-
公开(公告)号:US11846958B2
公开(公告)日:2023-12-19
申请号:US17845541
申请日:2022-06-21
发明人: Seki Kim , Sangho Kim , Yongjin Lee , Hyongmin Lee , Dongha Lee , Byeongbae Lee , Sungyong Lee
IPC分类号: G05F1/575
CPC分类号: G05F1/575
摘要: A system-on-chip according to an embodiment includes a core including a header switch circuit configured to transmit a power supply voltage applied to a first power rail as a supply voltage to a second power rail and a logic circuit configured to operate based on the supply voltage from the second power rail, and a low-dropout (LDO) regulator configured to regulate a magnitude of first current output to the second power rail based on a change in the supply voltage, wherein the LDO regulator is further configured to control on/off of a plurality of first header switches included in the header switch circuit based on an amount of the change in the supply voltage.
-
公开(公告)号:US20240192752A1
公开(公告)日:2024-06-13
申请号:US18584309
申请日:2024-02-22
发明人: Jaegon LEE , Yohan Kwon , Sangho Kim , Seki Kim , Joonseok Kim , Yooseok Shon , Dooseok Yoon , Iksu Lee , Jongpil Lee , Hyongmin Lee , Wookyeong Jeong
摘要: A system on chip includes a core configured to maintain a clock gating state; a plurality of header switch circuits configured to deliver a supply voltage, which is reduced from an external supply voltage, to the core in response to a plurality of control signals; and a voltage regulator configured to monitor the supply voltage, change logic levels of the plurality of control signals according to a difference level corresponding to a difference between the supply voltage and a preset target voltage, and output the plurality of control signals of which the logic levels have been changed to the plurality of header switch circuits.
-
公开(公告)号:US20220404853A1
公开(公告)日:2022-12-22
申请号:US17845541
申请日:2022-06-21
发明人: Seki Kim , Sangho Kim , Yongjin Lee , Hyongmin Lee , Dongha Lee , Byeongbae Lee , Sungyong Lee
IPC分类号: G05F1/575
摘要: A system-on-chip according to an embodiment includes a core including a header switch circuit configured to transmit a power supply voltage applied to a first power rail as a supply voltage to a second power rail and a logic circuit configured to operate based on the supply voltage from the second power rail, and a low-dropout (LDO) regulator configured to regulate a magnitude of first current output to the second power rail based on a change in the supply voltage, wherein the LDO regulator is further configured to control on/off of a plurality of first header switches included in the header switch circuit based on an amount of the change in the supply voltage.
-
公开(公告)号:US11947401B2
公开(公告)日:2024-04-02
申请号:US17559684
申请日:2021-12-22
发明人: Jaegon Lee , Yohan Kwon , Sangho Kim , Seki Kim , Joonseok Kim , Yooseok Shon , Dooseok Yoon , Iksu Lee , Jongpil Lee , Hyongmin Lee , Wookyeong Jeong
摘要: A system on chip includes a core configured to maintain a clock gating state; a plurality of header switch circuits configured to deliver a supply voltage, which is reduced from an external supply voltage, to the core in response to a plurality of control signals; and a voltage regulator configured to monitor the supply voltage, change logic levels of the plurality of control signals according to a difference level corresponding to a difference between the supply voltage and a preset target voltage, and output the plurality of control signals of which the logic levels have been changed to the plurality of header switch circuits.
-
公开(公告)号:US20220253117A1
公开(公告)日:2022-08-11
申请号:US17559684
申请日:2021-12-22
发明人: Jaegon Lee , Yohan Kwon , Sangho Kim , Seki Kim , Joonseok Kim , Yooseok Shon , Dooseok Yoon , Iksu Lee , Jongpil Lee , Hyongmin Lee , Wookyeong Jeong
摘要: A system on chip includes a core configured to maintain a clock gating state; a plurality of header switch circuits configured to deliver a supply voltage, which is reduced from an external supply voltage, to the core in response to a plurality of control signals; and a voltage regulator configured to monitor the supply voltage, change logic levels of the plurality of control signals according to a difference level corresponding to a difference between the supply voltage and a preset target voltage, and output the plurality of control signals of which the logic levels have been changed to the plurality of header switch circuits.
-
-
-
-