-
公开(公告)号:US20240334669A1
公开(公告)日:2024-10-03
申请号:US18129717
申请日:2023-03-31
Applicant: Intel Corporation
Inventor: Chiao-Ti Huang , Akitomo Matsubayashi , Brian Greene , Chung-Hsun Lin
IPC: H10B10/00 , H01L27/088 , H01L29/06 , H01L29/423 , H01L29/66 , H01L29/78
CPC classification number: H10B10/12 , H01L27/0886 , H01L29/0665 , H01L29/42392 , H01L29/66795 , H01L29/785
Abstract: An apparatus comprising a source or drain of a field effect transistor (FET), a first dielectric between a portion of the source or drain and a FET gate, the first dielectric comprising silicon nitride, and a second dielectric above at least a portion of the first dielectric, the second dielectric comprising silicon oxide doped with at least one of oxygen or carbon, the second dielectric having a dielectric constant lower than the first dielectric.
-
公开(公告)号:US20240222447A1
公开(公告)日:2024-07-04
申请号:US18090048
申请日:2022-12-28
Applicant: Intel Corporation
Inventor: Reken Patel , Conor P. Puls , Krishna Ganesan , Akitomo Matsubayashi , Diana Ivonne Paredes , Sunzida Ferdous , Brian Greene , Lateef Uddin Syed , Kyle T. Horak , Lin Hu , Anupama Bowonder , Swapnadip Ghosh , Amritesh Rai , Shruti Subramanian , Gordon S. Freeman
IPC: H01L29/417 , H01L21/28 , H01L21/8238 , H01L27/092 , H01L29/06 , H01L29/423 , H01L29/66 , H01L29/775
CPC classification number: H01L29/41733 , H01L21/28123 , H01L21/823828 , H01L21/823871 , H01L21/823878 , H01L27/092 , H01L29/0673 , H01L29/42392 , H01L29/66439 , H01L29/775
Abstract: An integrated circuit includes a first device, and a laterally adjacent second device. The first device includes a first body of semiconductor material extending laterally from a first source or drain region, a first gate structure on the first body, and a first contact extending vertically upward from the first source or drain region. The second device includes a second body of semiconductor material extending laterally from a second source or drain region, a second gate structure on the second body, and a second contact extending vertically upward from the second source or drain region. A gate cut structure including dielectric material is laterally between the first gate structure and the second gate structure, and also laterally between the first contact and the second contact. In some examples, a third contact extends laterally from the first contact to the second contact and passes over the gate cut structure.
-