-
公开(公告)号:US11856875B2
公开(公告)日:2023-12-26
申请号:US17134572
申请日:2020-12-28
发明人: Jianxun Sun , Juan Boon Tan , Eng Huat Toh
CPC分类号: H10N70/823 , H10B63/80 , H10N70/063 , H10N70/841 , H10N70/24 , H10N70/883 , H10N70/8833
摘要: A memory device may be provided. The memory device may include a first electrode including a first side surface and a second side surface opposite to the first side surface; a passivation layer arranged laterally alongside the first side surface of the first electrode; a switching layer arranged laterally alongside the passivation layer; and a second electrode arranged along the switching layer.
-
公开(公告)号:US20230402365A1
公开(公告)日:2023-12-14
申请号:US17836251
申请日:2022-06-09
发明人: Chun-I Hsieh , Ee Jan Khor , Wei-Hui Hsu , Wanbing YI , Juan Boon Tan
IPC分类号: H01L23/522 , H01L21/768 , H01L23/528
CPC分类号: H01L23/5223 , H01L21/7682 , H01L21/76802 , H01L23/528
摘要: The present disclosure relates to semiconductor structures and, more particularly, to capacitor structures and methods of manufacture. The structure includes: an airgap provided within a dielectric material; an insulator material across a top of the airgap and on a surface of the dielectric material; and a capacitor provided within the dielectric material and lined with the insulator material.
-
公开(公告)号:US11690306B2
公开(公告)日:2023-06-27
申请号:US17407170
申请日:2021-08-19
发明人: Curtis Chun-I Hsieh , Wei-Hui Hsu , Wanbing Yi , Juan Boon Tan
CPC分类号: H10N99/03
摘要: A resistive memory device is provided. The resistive memory device comprises a first metal oxide layer above a body electrode. A correlated electron layer located between a source and a drain and above the first metal oxide layer. A gate above a bottom portion of the correlated electron layer.
-
公开(公告)号:US20230123402A1
公开(公告)日:2023-04-20
申请号:US17451172
申请日:2021-10-18
发明人: EeJan Khor , Ramasamy Chockalingam , Juan Boon Tan
IPC分类号: H01L49/02
摘要: A capacitor structure for an integrated circuit (IC) and a related method of forming are disclosed. The capacitor structure includes three electrodes. A planar bottom electrode has a first insulator layer thereover. A middle electrode includes a conductive layer over the first insulator layer and a plurality of spaced conductive pillars contacting the conductive layer. A second insulator layer extends over and between the plurality of spaced conductive pillars and contacts the conductive layer. An upper electrode extends over the second insulator layer, and hence, over and between the plurality of spaced conductive pillars. A length of the upper electrode can be controlled, in part, by the number and dimensions of the conductive pillars to increase capacitance capabilities per area.
-
公开(公告)号:US11522131B2
公开(公告)日:2022-12-06
申请号:US16945058
申请日:2020-07-31
发明人: Curtis Chun-I Hsieh , Wanbing Yi , Benfu Lin , Cing Gie Lim , Wei-Hui Hsu , Juan Boon Tan
IPC分类号: H01L45/00 , H01L21/306 , H01L27/24
摘要: An illustrative device disclosed herein includes a bottom electrode, a conformal switching layer positioned above the bottom electrode and a top electrode positioned above the conformal switching layer. The top electrode includes a conformal layer of conductive material positioned above the conformal switching layer and a conductive material positioned above the conformal layer of conductive material.
-
公开(公告)号:US11515475B2
公开(公告)日:2022-11-29
申请号:US15931607
申请日:2020-05-14
发明人: Curtis Chun-I Hsieh , Wei-Hui Hsu , Wanbing Yi , Yi Jiang , Kai Kang , Juan Boon Tan
摘要: The present disclosure generally relates to memory devices and methods of forming the same. More particularly, the present disclosure relates to resistive random-access (ReRAM) memory devices. The present disclosure provides a memory device including an opening in a dielectric structure, the opening having a sidewall, a first electrode on the sidewall of the opening, a spacer layer on the first electrode, a resistive layer on the first electrode and upon an upper surface of the spacer layer, and a second electrode on the resistive layer.
-
公开(公告)号:US11244915B2
公开(公告)日:2022-02-08
申请号:US16669531
申请日:2019-10-31
发明人: Ramasamy Chockalingam , Juan Boon Tan , Chee Kong Leong , Ranjan Rajoo , Xuesong Rao , Xiaodong Li
IPC分类号: H01L23/00
摘要: A semiconductor device is provided that includes a dielectric layer, a bond pad, a passivation layer and a planar barrier. The bond pad is positioned in the dielectric layer. The passivation layer is positioned over the dielectric layer and has an opening over the bond pad. The planar barrier is positioned on the bond pad.
-
公开(公告)号:US11081523B1
公开(公告)日:2021-08-03
申请号:US15931623
申请日:2020-05-14
发明人: Curtis Chun-I Hsieh , Wei-Hui Hsu , Yi Jiang , Wanbing Yi , Juan Boon Tan
摘要: A memory device may be provided, including a base layer, an insulating layer, a first electrode, a switching element, a capping element and a second electrode. The insulating layer may be arranged over the base layer and may include a recess having opposing side walls. The first electrode may be arranged at least partially within the recess of the insulating layer and along the opposing side walls of the recess of the insulating layer. The switching element may be arranged at least partially within the recess of the insulating layer and along the first electrode. The capping element and the second electrode may be arranged at least partially within the recess of the insulating layer. The capping element may be arranged between the second electrode and the switching element, and a part of the second electrode may extend across the capping element to contact the switching element.
-
9.
公开(公告)号:US11018093B2
公开(公告)日:2021-05-25
申请号:US16432500
申请日:2019-06-05
IPC分类号: H01L23/552 , G11C11/16 , H01L27/22 , H01L25/16 , H01L23/485 , H01L23/31 , H01L21/48 , H01L21/56 , H01L21/78
摘要: Methodologies and an apparatus for enabling magnetic shielding of stand alone MRAM are provided. Embodiments include placing MRAM dies and logic dies on a first surface of a mold frame; forming a top magnetic shield over top and side surfaces of the MRAM dies; forming a mold cover over the MRAM dies, FinFET dies and mold frame; removing the mold frame to expose a bottom surface of the MRAM dies and FinFET dies; and forming a bottom magnetic shield over the bottom surface of the MRAM dies.
-
公开(公告)号:US20210065788A1
公开(公告)日:2021-03-04
申请号:US16556729
申请日:2019-08-30
发明人: Jianxun Sun , Juan Boon Tan , Tu Pei Chen , Eng Huat Toh
IPC分类号: G11C11/42 , H01L27/105 , H01G9/20 , H01G9/00 , H01G9/04
摘要: Structures for an optoelectronic memory and related fabrication methods. A metal oxide layer is located on an interlayer dielectric layer. A layer composed of a donor/acceptor dye is positioned on a portion of the first layer.
-
-
-
-
-
-
-
-
-