Abstract:
An embedded multimedia card (eMMC) and a method of operating the same are provided. The eMMC includes a flash memory and a device controller configured to control the flash memory. The device controller includes a command storage unit configured to receive a command transmitted from a host regardless of a state of a data bus and to store task information by task ID; and a status storage unit configured to store status information based on task status by task ID.
Abstract:
An embedded multimedia card (eMMC) and a method of operating the same are provided. The eMMC includes a flash memory and a device controller configured to control the flash memory. The device controller includes a command storage unit configured to receive a command transmitted from a host regardless of a state of a data bus and to store task information by task ID; and a status storage unit configured to store status information based on task status by task ID.
Abstract:
A Base Station (BS) antenna in a mobile communication system is provided, in which a reflective plate has a frontal surface onto which radiation elements are attached, and at least one protector is attached onto the reflective plate, surrounding at least part of the reflective plate.
Abstract:
An enclosure device of a wireless communication apparatus, which has a tubular structure with increased heat dissipation not unknown heretofore. A section of the enclosure device has a polygonal or circular shape, such as a substantially cylindrical structure, and the enclosure, which has a plurality of radiation fins arranged on an outer surface of the enclosure in a vertical direction, is formed integrally with the radiation fins by using a compression method. Various communication devices of the wire communication apparatus are mounted on the interior of the enclosure. The structure is preferably formed by the radiation fins and exhibits an increased radiation effect than that of a structure where radiation fins are arranged side by side on a flat plane.
Abstract:
A memory card includes a bus a central processing unit (CPU) connected to the bus, a volatile memory connected to the bus, a nonvolatile memory, and a host interface. The host interface receives a first command signal from a host and outputs a reset signal for resetting the CPU, receives an update application program from the host and outputs it to the volatile memory, receives a second command signal from the host and outputs a reset release signal for releasing a reset state of the CPU, and receives an update program from the host and outputs it to the nonvolatile memory. The CPU executes the update application program stored in the volatile memory to output the update program to the nonvolatile memory in response to the reset release signal.
Abstract:
A switchable combiner/divider with multiple inputs/outputs is provided. The switchable combiner/divider with multiple inputs/outputs includes multiple input ports for receiving multiple incoming signals, multiple output ports, a switching part for alternately connecting the multiple input ports to output ports as a circulating configuration, and a controller for providing switching control signals to the switching part.
Abstract:
A switchable combiner/divider with multiple inputs/outputs is provided. The switchable combiner/divider with multiple inputs/outputs includes multiple input ports for receiving multiple incoming signals, multiple output ports, a switching part for alternately connecting the multiple input ports to output ports as a circulating configuration, and a controller for providing switching control signals to the switching part.
Abstract:
Memory cards are provided including a memory controller and a nonvolatile memory. The nonvolatile memory is configured to perform a copy-back operation responsive to an instruction from the memory controller. The nonvolatile memory includes a cell array, a page buffer and a data comparator. The cell array includes a plurality of pages. The page buffer is configured to read data from a source page of the plurality of pages and the source page is selected by the memory controller. The data comparator is configured to determine whether a reading failure occurred during a read operation. The memory controller is configured to correct the reading failure of the read data of the page buffer and transfer the corrected data to the page buffer if it is determined that a reading failure has occurred. Related nonvolatile memories and copy-back operations are also provided herein.
Abstract:
A memory swapping method and a data processing system using the same, the memory swapping method including receiving queue information for a memory swapping task from a host device; performing part of the memory swapping task in a storage device based on the queue information; receiving a command corresponding to the queue information from the host device after performing of the part of the memory swapping task is completed; and performing a remaining part of the memory swapping task according to the command by using a result of the part of the memory swapping task that had been previously performed.
Abstract:
A memory swapping method and a data processing system using the same, the memory swapping method including receiving queue information for a memory swapping task from a host device; performing part of the memory swapping task in a storage device based on the queue information; receiving a command corresponding to the queue information from the host device after performing of the part of the memory swapping task is completed; and performing a remaining part of the memory swapping task according to the command by using a result of the part of the memory swapping task that had been previously performed.