METHOD FOR ELIMINATING HOLOGRAM DC NOISE AND HOLOGRAM DEVICE USING THE SAME
    322.
    发明申请
    METHOD FOR ELIMINATING HOLOGRAM DC NOISE AND HOLOGRAM DEVICE USING THE SAME 审中-公开
    用于消除HOLOGRAM DC噪声和HOLOGRAM器件的方法

    公开(公告)号:US20130329268A1

    公开(公告)日:2013-12-12

    申请号:US13907561

    申请日:2013-05-31

    CPC classification number: G03H1/08 G03H1/0866 G03H2001/0825

    Abstract: A method for eliminating hologram DC noise and a hologram device using the same are provided. The method for processing the hologram includes: receiving input of hologram data; and implementing a differential operation with respect to the hologram data. Accordingly, the hologram data is processed by implementing the differential operation with respect to the hologram data, so that DC noise occurring when the hologram is reconstructed can be effectively eliminated.

    Abstract translation: 提供消除全息图直流噪声的方法和使用该方法的全息装置。 用于处理全息图的方法包括:接收全息图数据的输入; 并执行关于全息图数据的差分操作。 因此,通过实施相对于全息图数据的差分操作来处理全息图数据,从而可以有效地消除当重建全息图时出现的DC噪声。

    Wrapped core linking module for accessing system on chip test
    323.
    发明申请
    Wrapped core linking module for accessing system on chip test 失效
    包裹核心链接模块,用于访问片上系统测试

    公开(公告)号:US20030131296A1

    公开(公告)日:2003-07-10

    申请号:US10284123

    申请日:2002-10-31

    Abstract: The present invention is an architecture of wrapped core linking module for accessing system on chip test which maintains compatibility of the IEEE 1149.1 standard with not only an IEEE 1149.1 boundary scan but also cores embodied by an IEEE P1500 wrapper and is able to systematically access the system on chip test with expandability. Thus, the wrapped core linking module in accordance with this present invention includes a link control register for storing the link control configuration between cores in the scan path of a system on chip according to control signals applied from the outside boundary, a link control register controller activating said link control register for controlling to shift and update the link configuration, a switch for setting the scan path between wrapped cores based on the link control configuration of said link control register and an output logic for connecting said link control register to the test data out (TDO) of the chip in case of testing the system on chip or cores of the system on chip.

    Abstract translation: 本发明是用于访问片上测试的包裹核心链接模块的架构,其保持IEEE 1149.1标准与IEEE 1149.1边界扫描的兼容性,而且还包括由IEEE P1500封装件实现的核心,并且能够系统地访问系统 片上测试具有扩展性。 因此,根据本发明的被包装的核心链接模块包括链路控制寄存器,用于根据从外部边界施加的控制信号在片上系统的扫描路径中存储链路控制配置,链路控制寄存器控制器 激活所述链路控制寄存器用于控制移动和更新链路配置;基于所述链路控制寄存器的链路控制配置设置包裹核心之间的扫描路径的开关和用于将所述链路控制寄存器连接到测试数据的输出逻辑 (TDO)芯片的芯片上的芯片或芯片上的系统测试。

    METHOD FOR APPLYING DYNAMIC DATA BLOCK CACHING AUTOMATION FOR HIGH-SPEED DATA ACCESS BASED ON COMPUTATIONAL STORAGE

    公开(公告)号:US20250156421A1

    公开(公告)日:2025-05-15

    申请号:US18902043

    申请日:2024-09-30

    Abstract: There is provided a dynamic data block caching automation application method for high-speed data access based on a computational storage. A query execution method according to an embodiment includes the steps of: synchronizing, by a DBMS, an ECC which is a cache of the DBMS and an ICC which is a cache of a computational storage in which a DB is established; generating an offloading execution code that defines operation information necessary for query computation offloading based on a query requested by a client; and processing the offloading execution code by using the ECC and the ICC which are synchronized. Accordingly, a load even in a CSD for reducing a load of a DBMS is reduced through snippet offloading reduction, snippet processing reduction, and high-speed query processing is enabled by disk I/O optimized data access.

    Image inpainting apparatus and image inpainting method

    公开(公告)号:US12293488B2

    公开(公告)日:2025-05-06

    申请号:US18032825

    申请日:2022-11-04

    Abstract: The present invention relates to an image inpainting apparatus and an image inpainting method, the image inpainting apparatus including: a background inpainting part configured to generate a background-inpainted image by carrying out inpainting on a background with respect to an input image in which a region to be inpainted is set up; an object inpainting part configured to generate an object image by carrying out inpainting on an object; and an image overlapping part configured to generate an output image by causing the background-inpainted image and the object image, which are generated, to overlap each other.

    Method of applying computational model in multiple computational storage-based DBMS storage engine

    公开(公告)号:US12292861B2

    公开(公告)日:2025-05-06

    申请号:US18387256

    申请日:2023-11-06

    Abstract: There is provided a query execution method in a DB system in which a plurality of CSDs are used as a storage. According to an embodiment, a query execution method includes: generating snippets for offloading a part of query computations for a query received from a client to CSDs; scheduling the generated snippets for the CSDs; collecting results of offloading; and merging the collected results of offloading. Accordingly, by dividing query computations, offloading, and processing in parallel, while processing query computations that are inappropriate for offloading by a DBMS, a query request from a client can be executed effectively and rapidly.

    Pop count-based deep learning neural network computation method, multiply accumulator and device

    公开(公告)号:US12260188B2

    公开(公告)日:2025-03-25

    申请号:US17254254

    申请日:2020-11-30

    Abstract: The present invention relates to a pop count-based deep learning neural network computation method, a multiply accumulator, and a device thereof. The computation method according to an exemplary embodiment of the present invention is a computation method for a deep learning neural network, including a step of generating one-hot encoding codes according to the type of first multiplication result values for a multiplication (first multiplication) of weights (W) and input values (A); a step of performing a pop-count for each generated code; and a step of accumulating result values for a constant multiplication (second multiplication) between each type of the first multiplication result value and each count value of the pop-count which are different constant values.

Patent Agency Ranking