Equalizer circuit and related power management circuit

    公开(公告)号:US12088263B2

    公开(公告)日:2024-09-10

    申请号:US17412823

    申请日:2021-08-26

    申请人: Qorvo US, Inc.

    摘要: An equalizer circuit and related power management circuit are provided. The power management circuit includes a voltage amplifier circuit configured to generate an envelope tracking (ET) voltage based on a differential target voltage and provide the ET voltage to a power amplifier circuit(s) via a signal path for amplifying a radio frequency signal(s). An equalizer circuit is provided in the power management circuit to equalize the differential target voltage prior to generating the ET voltage. Specifically, the equalizer circuit is configured to provide a transfer function including a second-order complex-zero term and a real-zero term for offsetting a transfer function of an inherent trace inductance of the signal path and an inherent impedance of the voltage amplifier circuit. By employing the second-order transfer function with the real-zero term, it is possible to reduce distortion in the ET voltage, especially when the RF signal(s) is modulated in a wide modulation bandwidth.

    Digital self-calibration for automatic offset cancellation

    公开(公告)号:US12081253B2

    公开(公告)日:2024-09-03

    申请号:US18352424

    申请日:2023-07-14

    摘要: A method for calibrating the DC operating point of a PWM receiver circuit is disclosed. The PWM receiving circuit includes an envelope detector having a first resistor string, and includes a bias circuit having a second resistor string and a plurality of switches. The second resistor string is coupled between a supply voltage and a reference voltage and functions as a voltage divider. Each switch, when closed, accesses a second voltage at a node of the second resistor string connected to the closed switch. To perform the calibration process, the plurality of switches is closed one at a time, and the second voltage is compared with a first voltage at a first node of the first resistor string. The switch that, when closed, produces the smallest difference between the first voltage and the second voltage remains closed after the calibration process, and is used for demodulating the PWM signal.

    POWER RECONFIGURABLE POWER AMPLIFIER
    23.
    发明公开

    公开(公告)号:US20240291454A1

    公开(公告)日:2024-08-29

    申请号:US18659409

    申请日:2024-05-09

    申请人: Qorvo US, Inc.

    IPC分类号: H03F3/60 H03F3/195 H03F3/24

    摘要: Disclosed is a reconfigurable power amplifier having a 2N−1 number of input-side reconfigurable quadrature couplers connected in a tree structure, wherein a 2(N−1) number of the input-side reconfigurable quadrature couplers have coupler output terminals, and a root of the tree structure is one of the input-side reconfigurable quadrature couplers having a main input terminal. Also included is a 2N−1 number of output-side reconfigurable quadrature couplers connected in a tree structure, wherein a 2(N−1) number of the output-side reconfigurable quadrature couplers have coupler input terminals, and a root of the tree structure is one of the output-side reconfigurable quadrature couplers having a main output terminal. Further included is a 2N number of constituent amplifiers divided into amplifier pairs having amplifier input terminals connected to corresponding ones of the coupler output terminals and having amplifier output terminals coupled to corresponding ones of the coupler input terminals.

    AMPLIFIER CIRCUIT, POWER AMPLIFIER CIRCUIT, AND COMMUNICATION DEVICE

    公开(公告)号:US20240291450A1

    公开(公告)日:2024-08-29

    申请号:US18586938

    申请日:2024-02-26

    发明人: Makoto TABEI

    IPC分类号: H03F3/24 H03F1/56

    摘要: An amplifier circuit includes: a second FET connected, together with a first FET, between a power supply and a reference potential; a first voltage divider resistor circuit; a first switch element; a second voltage divider resistor circuit; a third voltage divider resistor circuit; and a second switch element. The first FET and the second FET have their adjacent drains and sources connected. Each resistance value of the second voltage divider resistor circuit is greater than each resistance value of the first voltage divider resistor circuit. Each resistance value of the third voltage divider resistor circuit is less than each resistance value of the second voltage divider resistor circuit. The second voltage divider resistor circuit and the third voltage divider resistor circuit have an identical voltage division ratio.

    Barely Doherty dual envelope tracking (BD2E) circuit

    公开(公告)号:US12068720B2

    公开(公告)日:2024-08-20

    申请号:US17351560

    申请日:2021-06-18

    申请人: Qorvo US, Inc.

    发明人: Nadim Khlat

    IPC分类号: H03F1/02 H03F3/24 H04B1/04

    摘要: A barely Doherty dual envelope tracking (BD2E) circuit has a transmitter chain that includes an envelope tracking (ET) circuit that controls a Doherty dual power amplifier array. The ET circuit provides two control signals (supply voltage signals) that are used to control or modulate a carrier amplifier and a peaking amplifier independently of one another. The BD2E circuit includes an improved impedance inverter that isolates the peaking amplifier from the carrier amplifier to allow this independent control. By providing independent control, greater linearity may be provided while preserving the efficiency of the circuit.

    POWER AMPLIFIER AND FILTERING CIRCUITRY
    29.
    发明公开

    公开(公告)号:US20240267010A1

    公开(公告)日:2024-08-08

    申请号:US18106899

    申请日:2023-02-07

    申请人: Apple Inc.

    发明人: Simone Gambini

    IPC分类号: H03F3/24 H04B1/40

    摘要: This disclosure is directed to a power amplifier (PA) including circuitry to amplify and filter transmission signals in a radio frequency (RF) circuit. The PA may include multiple core amplifiers coupled to a power combiner to amplify and filter the transmission signals. For example, the PA may activate the core amplifiers to provide the transmission signals with a peak output power. Alternatively, the PA may activate a reduced number of the core amplifiers to provide the transmission signals with a reduced output power lower than the peak output power. Activating a portion of the PA when providing the transmission signals with a reduced output power may reduce a power consumption and improve power efficiency of the PA.