Color filter array with reference pixel to reduce spectral crosstalk
    12.
    发明授权
    Color filter array with reference pixel to reduce spectral crosstalk 有权
    具有参考像素的滤色器阵列,以减少光谱串扰

    公开(公告)号:US09479745B2

    公开(公告)日:2016-10-25

    申请号:US14491039

    申请日:2014-09-19

    Abstract: A color filter array includes a plurality of tiled minimal repeating units, each minimal repeating unit comprising an M×N set of individual filters. Each minimal repeating unit includes a plurality of imaging filters including individual filters having at least first, second, and third photoresponses, and at least one reference filter having a reference photoresponse, wherein the reference filter is positioned among the imaging filters and wherein the reference photoresponse transmits substantially the crosstalk spectrum that is not filtered from light incident on the color filter array by the plurality of imaging filters. Other embodiments are disclosed and claimed.

    Abstract translation: 滤色器阵列包括多个平铺的最小重复单元,每个最小重复单元包括M×N个单独滤波器组。 每个最小重复单元包括多个成像过滤器,包括具有至少第一,第二和第三光响应的单个过滤器和至少一个具有参考光响应的参考过滤器,其中参考过滤器位于成像过滤器之间,其中参考光响应 通过多个成像滤波器基本上发射未滤波的滤波器的入射到滤色器阵列上的串扰谱。 公开和要求保护其他实施例。

    Method of fabricating multi-wafer image sensor
    13.
    发明授权
    Method of fabricating multi-wafer image sensor 有权
    制造多晶片图像传感器的方法

    公开(公告)号:US09379159B2

    公开(公告)日:2016-06-28

    申请号:US14515307

    申请日:2014-10-15

    Abstract: A method of fabricating an image sensor includes forming a pixel array in an imaging region of a semiconductor substrate and forming a trench in a peripheral region of the semiconductor substrate after forming the pixel array. The peripheral region is on a perimeter of the imaging region. The trench is filled with an insulating material. An interconnect layer is formed after filling the trench with insulating material. A first wafer is bonded to a second wafer. The first wafer includes the interconnect layer and the semiconductor substrate. A backside of the semiconductor substrate is thinned to expose the insulating material. A via cavity is formed through the insulating material. The via cavity extends down to a second interconnect layer of the second wafer. The via cavity is filled with a conductive material to form a via. The insulating material insulates the conductive material from the semiconductor substrate.

    Abstract translation: 制造图像传感器的方法包括在形成像素阵列之后,在半导体衬底的成像区域中形成像素阵列并在半导体衬底的周边区域中形成沟槽。 周边区域位于成像区域的周边。 沟槽填充绝缘材料。 在用绝缘材料填充沟槽之后形成互连层。 第一晶片结合到第二晶片。 第一晶片包括互连层和半导体衬底。 半导体衬底的背面变薄以露出绝缘材料。 通过绝缘材料形成通孔。 通孔腔向下延伸到第二晶片的第二互连层。 通孔腔填充导电材料以形成通孔。 绝缘材料使导电材料与半导体衬底绝缘。

    Optical isolation grid over color filter array
    14.
    发明授权
    Optical isolation grid over color filter array 有权
    滤色器阵列上的光隔离网格

    公开(公告)号:US09276029B1

    公开(公告)日:2016-03-01

    申请号:US14601016

    申请日:2015-01-20

    Abstract: A color image sensor includes a plurality of pixel cells arranged in a pixel array. A plurality of color filters is arranged in a color filter array disposed over the pixel array. Each color filter is aligned with a corresponding underlying pixel cell. An optical isolation grid is disposed over the color filter array such that incident light is directed through the optical isolation grid prior to be being directed through the color filter array to the pixel array. The optical isolation grid includes a plurality of sidewalls arranged to define a plurality of openings in the optical isolation grid. Each opening is aligned with a corresponding color filter such that each color filter is optically isolated by the optical isolation grid to receive incident light only through a corresponding aligned one of the plurality of openings.

    Abstract translation: 彩色图像传感器包括以像素阵列排列的多个像素单元。 多个滤色器布置在设置在像素阵列上的滤色器阵列中。 每个滤色器与相应的底层像素单元对齐。 光学隔离栅格设置在滤色器阵列上方,使得入射光在被引导通过滤色器阵列到像素阵列之前被引导通过光隔离栅格。 光隔离栅格包括多个侧壁,其布置成在光隔离栅格中限定多个开口。 每个开口与相应的滤色器对准,使得每个滤色器通过光学隔离栅格光学隔离,以仅通过多个开口中的相应对准的一个开口接收入射光。

    High dynamic range image sensors
    15.
    发明授权

    公开(公告)号:US10665626B2

    公开(公告)日:2020-05-26

    申请号:US15962943

    申请日:2018-04-25

    Abstract: An image sensor comprises a first photodiode and a second photodiode having a smaller full-well capacitance than the first photodiode, wherein the second photodiode is adjacent to the first photodiode; a first micro-lens is disposed above the first photodiode and on an illuminated side of the image sensor; a second micro-lens is disposed above the second photodiode and on the illuminated side of the image sensor; and a coating layer disposed on both the first and second micro-lens, wherein the coating layer forms a flat top surface on the second micro-lens and a conformal coating layer on the first micro-lens.

    COMBINED VISIBLE AND INFRARED IMAGE SENSOR INCORPORATING SELECTIVE INFRARED OPTICAL FILTER

    公开(公告)号:US20180359431A1

    公开(公告)日:2018-12-13

    申请号:US15620757

    申请日:2017-06-12

    Abstract: An image sensor system, comprising a pixel array that includes at least a first type pixel and a second type pixel, wherein each first type pixel is configured to sense light of a first optical spectral range; and each second pixel is configured to sense light of a second optical spectral range; an optical filter located above the pixel array, said optical filter configured to pass a third optical spectral range and a fourth optical spectral range that is different from the third optical spectral range, wherein the fourth optical spectral range is less than the second optical spectral range; a light source that emits light in a fifth optical spectral range, wherein the fifth optical spectral range at least overlaps with the fourth optical spectral range; and a controller that controls the image sensor system to selectively operate in a first mode that uses said first optical spectral range, and a second mode that uses said second optical spectral range.

    CMOS image sensor having enhanced near infrared quantum efficiency

    公开(公告)号:US09991309B1

    公开(公告)日:2018-06-05

    申请号:US15642177

    申请日:2017-07-05

    Abstract: An image sensor comprises a semiconductor material having an illuminated surface and a non-illuminated surface; a photodiode formed in the semiconductor material extending from the illuminated surface to receive an incident light through the illuminated surface, wherein the received incident light generates charges in the photodiode; a transfer gate electrically coupled to the photodiode to transfer the generated charges from the photodiode in response to a transfer signal; a floating diffusion electrically coupled to the transfer gate to receive the transferred charges from the photodiode; a near infrared (NIR) quantum efficiency (QE) enhancement structure comprising at least two NIR QE enhancement elements within a region of the photodiode, wherein the NIR QE enhancement structure is configured to modify the incident light at the illuminated surface of the semiconductor material by at least one of diffraction, deflection and reflection, to redistribute the incident light within the photodiode to improve an optical sensitivity, including near-infrared light sensitivity, of the image sensor.

    EDGE REFLECTION REDUCTION
    19.
    发明申请

    公开(公告)号:US20170317124A1

    公开(公告)日:2017-11-02

    申请号:US15430071

    申请日:2017-02-10

    Abstract: An image sensor package includes an image sensor with a pixel array disposed in a semiconductor material. A first transparent shield is adhered to the semiconductor material, and the pixel array is disposed between the semiconductor material and the first transparent shield. The image sensor package further includes a second transparent shield, where the first transparent shield is disposed between the pixel array and the second transparent shield. A light blocking layer is disposed between the first transparent shield and the second transparent shield, and the light blocking layer is disposed to prevent light from reflecting off edges of the first transparent shield into the pixel array.

    Method of fabricating multi-wafer image sensor

    公开(公告)号:US09748308B2

    公开(公告)日:2017-08-29

    申请号:US15166002

    申请日:2016-05-26

    Abstract: A method of fabricating an image system includes forming a first wafer that includes a first semiconductor substrate and a first interconnect layer. A pixel array is formed in an imaging region of the first semiconductor substrate and a first insulation-filled trench is formed in a peripheral circuit region of the first semiconductor substrate. Additionally, a second wafer is formed that includes a second semiconductor substrate and a second interconnect layer. A second insulation-filled trench is formed in a second semiconductor substrate, and the first wafer is bonded to the second wafer. A third interconnect layer of a third wafer is bonded to the second wafer. At least one deep via cavity is formed through the first and second interconnect layers and through the first and second insulation-filled trenches. The at least one deep via cavity is filled with a conductive material to form a deep via.

Patent Agency Ranking