ANTENNA IMPEDANCE MATCHING USING NEGATIVE IMPEDANCE CONVERTER AND PRE- AND POST-MATCHING NETWORKS

    公开(公告)号:US20180054185A1

    公开(公告)日:2018-02-22

    申请号:US15560755

    申请日:2016-03-24

    CPC classification number: H03H11/28 H03F1/565 H03F2200/369 H03H11/10 H03H11/34

    Abstract: There is disclosed a matching network for connecting an electrically small antenna to an RF source or load. The matching network includes a negative impedance converter, a pre-matching network for connecting the negative impedance converter to the antenna and a post-matching network for connecting the negative impedance converter to the RF source or load. The pre-matching network comprises a combination of capacitors and/or inductors to transform both a real part and an imaginary part of an impedance of the antenna. The negative impedance converter is configured to cancel the transformed imaginary part of the impedance of the antenna. The post-matching network comprises a combination of capacitors and/or inductors to transform a residual real part of the impedance of the antenna to match an impedance of the RF source or load. There is also disclosed an antenna system comprising a plurality of antenna radiating elements each having an associated feed, at least one of the feeds being connected to an RF source or load by way of an active matching circuit comprising a pre-matching network, a negative impedance converter and a post-matching network.

    TUNABLE FILTER DEVICES AND METHODS
    3.
    发明申请
    TUNABLE FILTER DEVICES AND METHODS 有权
    TUNABLE过滤器和方法

    公开(公告)号:US20140199956A1

    公开(公告)日:2014-07-17

    申请号:US13820064

    申请日:2011-08-26

    Abstract: Analog interference filter devices and methods for isolation of desirable portions of a radio frequency signal. Signal compensation is used to provide desirable center frequency, passband width, ripple, rolloff, stopband and distortion performance. The filter is implemented with passive and/or active components.

    Abstract translation: 模拟干扰滤波器装置和用于隔离射频信号的期望部分的方法。 信号补偿用于提供所需的中心频率,通带宽度,纹波,滚降,阻带和失真性能。 滤波器采用无源和/或有源组件实现。

    Digitally tuned, integrated baluns with enhanced linearity for multi-band radio applications
    4.
    发明授权
    Digitally tuned, integrated baluns with enhanced linearity for multi-band radio applications 有权
    数字调谐,集成巴伦,具有增强的线性度,适用于多频段无线电应用

    公开(公告)号:US07688158B2

    公开(公告)日:2010-03-30

    申请号:US11904865

    申请日:2007-09-28

    CPC classification number: H03H11/34 H03H7/46 H03H11/48

    Abstract: An integrated balun includes a low pass filter and a high pass filter that are formed on a semiconductor chip using tunable reactive elements. The outputs of the low pass filter and the high pass filter are tied together to form the single ended output of the balun. The inputs of the low pass filter and the high pass filter form the differential inputs of the balun. The low pass filter and the high pass filter each include a number of tunable networks for achieving the tunable reactive elements. Each tunable network includes at least one switching transistor and at least one fixed value reactive elements. In at least one embodiment, dynamic biasing circuitry may be provided to improve the linearity and reduce the insertion loss of the balun.

    Abstract translation: 集成的平衡 - 不平衡变压器包括使用可调谐的无功元件形成在半导体芯片上的低通滤波器和高通滤波器。 低通滤波器和高通滤波器的输出端连接在一起形成平衡 - 不平衡转换器的单端输出。 低通滤波器和高通滤波器的输入形成了平衡 - 不平衡变换器的差分输入。 低通滤波器和高通滤波器各自包括用于实现可调谐无功元件的多个可调谐网络。 每个可调谐网络包括至少一个开关晶体管和至少一个固定值的无功元件。 在至少一个实施例中,可以提供动态偏置电路以改善线性并减小巴伦的插入损耗。

    Circuit configuration with bandpass filters
    5.
    发明申请
    Circuit configuration with bandpass filters 审中-公开
    带通滤波器的电路配置

    公开(公告)号:US20030008629A1

    公开(公告)日:2003-01-09

    申请号:US10208414

    申请日:2002-07-29

    CPC classification number: H03H11/34

    Abstract: A circuit configuration for the bandpass filtering of a high-frequency signal with a large bandwidth, includes a plurality of bandpass filters which have staggered passbands and are disposed in parallel. A changeover switch which is integrated in a semiconductor module is connected to the bandpass filters on the line side. The number of outputs of the semiconductor module is equal to the number of bandpass filters. This improves the circuit configuration with respect to isolation, space requirement, component requirement and costs. Such circuit configurations can be utilized in the field of mobile radio communications.

    Abstract translation: 用于具有大带宽的高频信号的带通滤波的电路配置包括具有交错通带并并联布置的多个带通滤波器。 集成在半导体模块中的转换开关连接到线路侧的带通滤波器。 半导体模块的输出数量等于带通滤波器的数量。 这提高了隔离,空间要求,组件要求和成本方面的电路配置。 这种电路配置可以用于移动无线电通信领域。

    Dual-band, dual-mode power amplifier with reduced power loss
    6.
    发明授权
    Dual-band, dual-mode power amplifier with reduced power loss 有权
    双频双模功率放大器,功耗降低

    公开(公告)号:US06188877B1

    公开(公告)日:2001-02-13

    申请号:US09177233

    申请日:1998-10-22

    CPC classification number: H04B1/005 H03H11/30 H03H11/34 H04B1/0458 H04B1/406

    Abstract: A power amplifier circuit has a driver amplifier stage including a low band driver amplifier and a high band driver amplifier. A final amplifier stage includes a linear mode amplifier for amplifying digitally modulated signals and a saturated (nonlinear) mode amplifier for amplifying frequency modulated (analog) signals. A switching network interconnects the driver amplifier stage and the final amplifier stage. Depending on the desired mode of operation, an appropriate driver amplifier can be coupled to an appropriate final amplifier to most effectively and efficiently amplify analog or digital RF signals in either of a plurality of frequency bands. A matching circuit is coupled to the linear mode final amplifier for impedance matching and for separating D-AMPS (800 MHz band) and PCS (1900 MHz band) digital signals. A power impedance matching circuit is coupled to the output of the saturated mode final amplifier. In one embodiment, an isolator is coupled to the output of one or more of the low band or high band outputs of the duplex matching circuit. In the low band analog path, a duplexer is provided ahead of the coupling means for reducing the RF power requirements on the coupling means. The switching network and input filter stage may precede a driver amplifier stage.

    Abstract translation: 功率放大器电路具有包括低频带驱动放大器和高频带驱动放大器的驱动放大器级。 最终的放大器级包括用于放大数字调制信号的线性模式放大器和用于放大调频(模拟)信号的饱和(非线性)模式放大器。 开关网络将驱动放大器级和最终的放大级相互连接。 根据期望的操作模式,适当的驱动放大器可以耦合到适当的最终放大器,以最有效和高效地放大多个频带中的任一个中的模拟或数字RF信号。 匹配电路耦合到线性模式最终放大器用于阻抗匹配和用于分离D-AMPS(800MHz频带)和PCS(1900MHz频带)数字信号。 功率阻抗匹配电路耦合到饱和模式最终放大器的输出。 在一个实施例中,隔离器耦合到双工匹配电路的一个或多个低频带或高频带输出的输出端。 在低频带模拟路径中,在耦合装置之前提供双工器以减少对耦合装置的RF功率要求。 开关网络和输入滤波器级可以在驱动器放大器级之前。

    Signal processor for plural frequency detection and tracking over
predetermined range of frequencies
    7.
    发明授权
    Signal processor for plural frequency detection and tracking over predetermined range of frequencies 失效
    用于在预定频率范围内进行多频率检测和跟踪的信号处理器

    公开(公告)号:US4453137A

    公开(公告)日:1984-06-05

    申请号:US345993

    申请日:1982-02-05

    CPC classification number: H04B1/1036 H03H11/34 H03L7/07 H04B2001/1063

    Abstract: A signal processor circuit including a plurality of similar cascaded stages, each of which is capable of locking onto and tracking a different frequency of a multiple-frequency composite signal applied to the processor. Each of the stages may comprise a frequency locked loop plus a variable frequency stop, wherein the tuning of the variable frequency stop tracks the output of the frequency locked loop. The variable frequency stop circuit passes the non-locked components to the next similar stage which locks onto one of the remaining components.

    Abstract translation: 一种信号处理器电路,包括多个类似的级联级,其中每一级能够锁定并跟踪施加到处理器的多频复合信号的不同频率。 每个级可以包括频率锁定环和可变频率停止,其中可变频率停止的调谐跟踪频率锁定环的输出。 可变频率停止电路将非锁定部件传递到下一个类似的级,锁定到其余部件之一。

    Frequency band dividing filter using delay-line filter
    8.
    发明授权
    Frequency band dividing filter using delay-line filter 失效
    使用延迟线滤波器的频带分频滤波器

    公开(公告)号:US4238744A

    公开(公告)日:1980-12-09

    申请号:US940644

    申请日:1978-09-06

    Applicant: Makoto Iwahara

    Inventor: Makoto Iwahara

    CPC classification number: H03H15/00 H03H11/34

    Abstract: A frequency band dividing filter comprises a delay-line filter which is supplied with an input signal and produces a divided frequency band signal as an output, a circuit for deriving a delayed signal in which the input signal has been delayed by a predetermined amount of time, and a circuit for substantially performing subtraction of the delayed signal output signal of the delay-line filter, and producing another divided frequency band output signal. The delay-line filter comprises a plurality of delay circuits cascade connected, coefficient multipliers respectively supplied with the input signal and the output signal of the delay circuits and for multiplying specific coefficients to the signals thus supplied, and an adder for adding output signals of each of the coefficient multipliers.

    Abstract translation: 频带分割滤波器包括延迟线滤波器,该延迟线滤波器被提供有输入信号并产生分频频带信号作为输出,用于导出其中输入信号已被延迟预定时间量的延迟信号的电路 以及用于基本上执行延迟线滤波器的延迟信号输出信号的减法并产生另一个分频频带输出信号的电路。 延迟线滤波器包括串联连接的多个延迟电路,分别提供有输入信号的系数乘法器和延迟电路的输出信号,并将特定系数与这样提供的信号相乘;以及加法器,用于将每个 的系数乘数。

Patent Agency Ranking