TOUCH ARRAY SUBSTRATE AND MANUFACTURING METHOD THEREOF

    公开(公告)号:US20230246036A1

    公开(公告)日:2023-08-03

    申请号:US16966116

    申请日:2020-01-17

    CPC classification number: H01L27/124 G06F3/041 H01L27/1288 G06F2203/04103

    Abstract: A touch array substrate and a manufacturing method thereof, wherein in the touch array substrate, an active layer, an insulating layer, a pixel electrode layer, a metal layer, a planarization layer, and a common electrode layer are sequentially disposed on the buffer layer. The active layer includes a first region corresponding to a source electrode and a second region corresponding to a drain electrode. The pixel electrode layer includes a plurality of base layers. The metal layer is correspondingly disposed on the base layers. The metal layer includes a touch signal line, a data line, and a gate electrode. The common electrode layer includes a touch electrode, the source electrode, and the drain electrode.

    MANUFACTURING METHOD OF ARRAY SUBSTRATE AND ARRAY SUBSTRATE

    公开(公告)号:US20210074742A1

    公开(公告)日:2021-03-11

    申请号:US16641663

    申请日:2019-11-06

    Abstract: A manufacturing method of an array substrate and the array substrate are provided. The method comprises: forming an active layer on a substrate; forming an insulation layer on the active layer; forming a first metal layer on the insulation layer; forming an interlayer dielectric layer and a pixel electrode layer on the first metal layer by a same mask; forming a second metal layer on the interlayer dielectric layer, wherein the second metal layer comprises a source electrode, a drain electrode, and a touch signal line; and forming a patterned protective layer and a patterned common electrode layer on the second metal layer.

    ARRAY SUBSTRATE AND MANUFACTURING METHOD THEREOF

    公开(公告)号:US20190333945A1

    公开(公告)日:2019-10-31

    申请号:US16086041

    申请日:2018-08-01

    Abstract: A manufacturing method of a display panel is provided and includes providing a substrate; and forming a buffer layer, a polysilicon layer, a gate electrode, an interlayer insulating layer, a first transparent electrode layer, a source electrode and drain electrode line, and a touch control line on the substrate in sequence. A masking process is omitted using a planarization layer as a photoresist layer of the interlayer insulating layer. One more masking process is omitted by forming the pixel electrode, the source electrode and drain electrode line and the touch control line in a same masking process.

Patent Agency Ranking