BACK BALLASTED VERTICAL NPN TRANSISTOR
    3.
    发明申请

    公开(公告)号:US20200328204A1

    公开(公告)日:2020-10-15

    申请号:US16914579

    申请日:2020-06-29

    摘要: Disclosed examples provide fabrications methods and integrated circuits with back ballasted NPN bipolar transistors which include an n-type emitter in a P doped region, a p-type base with a first side facing the emitter, and an n-type collector laterally spaced from a second side of the base, where the collector includes a first side facing the second side of the base, an opposite second side, a silicided first collector portion and a silicide blocked second collector portion covered with a non-conductive dielectric that extends laterally between the first collector portion and the second side of the collector to provide back side ballasting for lateral breakdown and low current conduction via a deep N doped region while the vertical NPN turns on at a high voltage.

    INTERNALLY STACKED NPN WITH SEGMENTED COLLECTOR

    公开(公告)号:US20210005599A1

    公开(公告)日:2021-01-07

    申请号:US17028001

    申请日:2020-09-22

    摘要: An integrated circuit includes a plurality of first n-type regions and a plurality of second n-type regions that each intersect a surface of a substrate. The first n-type regions are arranged in a first linear array within a first n-well and a second linear array within a second n-well. The first and second n-wells are each located within and separated by a first p-type region. The second n-type regions are located within and separated by a second p-type region. An n-type trench region is located between the first and second p-type regions. The n-type trench region extends into the substrate toward an n-type buried layer that extends under the first p-type region and the second p-type region.

    INTERNALLY STACKED NPN WITH SEGMENTED COLLECTOR

    公开(公告)号:US20190229111A1

    公开(公告)日:2019-07-25

    申请号:US16371960

    申请日:2019-04-01

    摘要: An integrated circuit includes a plurality of first n-type regions and a plurality of second n-type regions that each intersect a surface of a substrate. The first n-type regions are arranged in a first linear array within a first n-well and a second linear array within a second n-well. The first and second n-wells are each located within and separated by a first p-type region. The second n-type regions are located within and separated by a second p-type region. An n-type trench region is located between the first and second p-type regions. The n-type trench region extends into the substrate toward an n-type buried layer that extends under the first p-type region and the second p-type region.

    SILICIDE-BLOCK-RING BODY LAYOUT FOR NON-INTEGRATED BODY LDMOS AND LDMOS-BASED LATERAL IGBT

    公开(公告)号:US20210408270A1

    公开(公告)日:2021-12-30

    申请号:US17357142

    申请日:2021-06-24

    摘要: An integrated circuit includes a semiconductor substrate having a doped region, e.g. a DWELL, with a first conductivity type. A source region is located within the doped region, the source region having a second opposite conductivity type. A drain region having the second conductivity type is spaced apart from the source region. A gate electrode is located between the source region and the drain region, the gate electrode partially overlapping the doped region. A body region having the first conductivity type is located within the doped region. A dielectric layer forms a closed path around the body region.