-
公开(公告)号:US10937656B2
公开(公告)日:2021-03-02
申请号:US16688743
申请日:2019-11-19
Inventor: Ju-Li Huang , Ying-Liang Chuang , Ming-Hsi Yeh , Kuo-Bin Huang
IPC: H01L29/49 , H01L21/28 , H01L27/092 , H01L29/51 , H01L21/8238 , H01L29/66 , H01L21/3213
Abstract: Semiconductor device structures having metal gate structures with tunable work function values are provided. In one example, a first gate structure and a second gate structure formed on a substrate, wherein the first gate structure includes a first work function metal having a first material, and the second gate structure includes a second work function metal having a second material, the first material being different from the second material, wherein the first gate structure further includes a gate dielectric layer, a self-protective layer having metal phosphate, and the first work function metal on the self-protective layer.
-
公开(公告)号:US20200090940A1
公开(公告)日:2020-03-19
申请号:US16688743
申请日:2019-11-19
Inventor: Ju-Li Huang , Ying-Liang Chuang , Ming-Hsi Yeh , Kuo-Bin Huang
IPC: H01L21/28 , H01L27/092 , H01L29/49 , H01L29/51 , H01L21/8238 , H01L29/66 , H01L21/3213
Abstract: Semiconductor device structures having metal gate structures with tunable work function values are provided. In one example, a first gate structure and a second gate structure formed on a substrate, wherein the first gate structure includes a first work function metal having a first material, and the second gate structure includes a second work function metal having a second material, the first material being different from the second material, wherein the first gate structure further includes a gate dielectric layer, a self-protective layer having metal phosphate, and the first work function metal on the self-protective layer.
-
公开(公告)号:US20160181163A1
公开(公告)日:2016-06-23
申请号:US14579864
申请日:2014-12-22
Inventor: Ju-Li Huang , Calvin Chiang , Ming-Chia Tai , Ming-Hsi Yeh , Chao-Cheng Chen
IPC: H01L21/8238 , H01L29/49 , H01L29/51 , H01L27/092
CPC classification number: H01L29/4966 , H01L21/28088 , H01L21/823821 , H01L21/823828 , H01L21/823842 , H01L21/823857 , H01L27/0886 , H01L27/092 , H01L29/517 , H01L29/66545
Abstract: A semiconductor device having metal gates and methods of forming the same are disclosed. The method includes receiving a substrate, a dummy gate stack formed over the substrate, and a structure surrounding the dummy gate stack. The method further includes removing the dummy gate stack, resulting in a trench in the structure. The method further includes forming a gate dielectric layer in the trench; forming a barrier layer over the gate dielectric layer; forming an oxide layer over the barrier layer; and forming a work function metal layer over the oxide layer. In embodiments, the method further includes removing the work function metal layer by an etchant containing phosphoric acid, wherein the oxide layer prevents the etchant from etching the barrier layer.
Abstract translation: 公开了一种具有金属栅极的半导体器件及其形成方法。 该方法包括接收衬底,形成在衬底上的虚拟栅极堆叠以及围绕伪栅极堆叠的结构。 该方法还包括去除伪栅极堆叠,从而导致结构中的沟槽。 该方法还包括在沟槽中形成栅极电介质层; 在所述栅极电介质层上形成阻挡层; 在所述阻挡层上形成氧化物层; 以及在所述氧化物层上形成功函数金属层。 在实施例中,该方法还包括通过含有磷酸的蚀刻剂去除功函数金属层,其中氧化物层防止蚀刻剂蚀刻阻挡层。
-
公开(公告)号:US11114347B2
公开(公告)日:2021-09-07
申请号:US16206668
申请日:2018-11-30
Inventor: Ju-Li Huang , Ying-Liang Chuang , Ming-Hsi Yeh , Kuo-Bin Huang
IPC: H01L21/8238 , H01L29/66 , H01L29/51 , H01L29/49 , H01L21/3213 , H01L27/092 , H01L21/3105 , H01L29/78 , H01L21/8234
Abstract: Semiconductor device structures having metal gate structures with tunable work function values are provided. In one example, a semiconductor device includes a first gate structure and a second gate structure on a substrate; wherein the first gate structure includes a first gate dielectric layer having a first material, and the second gate structure includes a second gate dielectric layer having a second material, the first material being different from the second material, wherein the first and the second gate structures further comprises a first and a second self-protective layers disposed on the first and the second gate dielectric layers respectively, wherein the first self-protective layer comprises metal phosphate and the second self-protective layer comprises boron comprising complex agents and a first work function tuning layer on the first self-protective layer in the first gate structure.
-
公开(公告)号:US20240429281A1
公开(公告)日:2024-12-26
申请号:US18339596
申请日:2023-06-22
Inventor: Yu-Sheng Chen , Ju-Li Huang , Shu-Hui Wang , Jeng-Ya Yeh
IPC: H01L29/06 , H01L21/8238 , H01L27/092 , H01L29/423 , H01L29/66 , H01L29/775 , H01L29/786
Abstract: A method of manufacturing a semiconductor device includes forming a first stack of nanostructures suspended in a first region, a second stack of nanostructures suspended in a second region, and a third stack of nanostructures suspended in a third region, depositing a first work function (WF) layer wrapping around the nanostructures in the first, second, and third regions, removing the first WF layer from the first and second regions, depositing a second WF layer wrapping around the nanostructures in the first and second regions and over the first WF layer in the third region, removing the second WF layer from the first region, depositing a third WF layer wrapping around the nanostructures in the first region and over the second WF layer in the second and third regions, and forming a capping layer over the third WF layer in the first, second, and third regions.
-
公开(公告)号:US20190164766A1
公开(公告)日:2019-05-30
申请号:US16235081
申请日:2018-12-28
Inventor: Ju-Li Huang , Ying-Liang Chuang , Ming-Hsi Yeh , Kuo-Bin Huang
IPC: H01L21/28 , H01L29/66 , H01L27/092 , H01L29/51 , H01L29/49 , H01L21/8238
Abstract: Semiconductor device structures having metal gate structures with tunable work function values are provided. In one example, a first gate structure and a second gate structure formed on a substrate, wherein the first gate structure includes a first work function metal having a first material, and the second gate structure includes a second work function metal having a second material, the first material being different from the second material, wherein the first gate structure further includes a gate dielectric layer, a self-protective layer having metal phosphate, and the first work function metal on the self-protective layer.
-
公开(公告)号:US20190131185A1
公开(公告)日:2019-05-02
申请号:US16206668
申请日:2018-11-30
Inventor: Ju-Li Huang , Ying-Liang Chuang , Ming-Hsi Yeh , Kuo-Bin Huang
IPC: H01L21/8238 , H01L21/02 , H01L27/092 , H01L29/66 , H01L29/51 , H01L29/49
Abstract: Semiconductor device structures having metal gate structures with tunable work function values are provided. In one example, a semiconductor device includes a first gate structure and a second gate structure on a substrate; wherein the first gate structure includes a first gate dielectric layer having a first material, and the second gate structure includes a second gate dielectric layer having a second material, the first material being different from the second material, wherein the first and the second gate structures further comprises a first and a second self-protective layers disposed on the first and the second gate dielectric layers respectively, wherein the first self-protective layer comprises metal phosphate and the second self-protective layer comprises boron comprising complex agents and a first work function tuning layer on the first self-protective layer in the first gate structure.
-
公开(公告)号:US09761684B2
公开(公告)日:2017-09-12
申请号:US15251690
申请日:2016-08-30
Inventor: Ju-Li Huang , Chao-Cheng Chen , Calvin Chiang , Ming-Chia Tai , Ming-Hsi Yeh
IPC: H01L21/70 , H01L29/49 , H01L21/8238 , H01L27/092 , H01L29/51 , H01L21/28 , H01L29/66 , H01L27/088
CPC classification number: H01L29/4966 , H01L21/28088 , H01L21/823821 , H01L21/823828 , H01L21/823842 , H01L21/823857 , H01L27/0886 , H01L27/092 , H01L29/517 , H01L29/66545
Abstract: A semiconductor device having metal gates and methods of forming the same are disclosed. The semiconductor device includes a substrate and a gate structure over the substrate. The gate structure includes a gate dielectric layer over the substrate, a barrier layer over the gate dielectric layer, an oxide layer over the barrier layer, and a work function metal layer over the oxide layer.
-
公开(公告)号:US20160372565A1
公开(公告)日:2016-12-22
申请号:US15251690
申请日:2016-08-30
Inventor: Ju-Li Huang , Chao-Cheng Chen , Chih-Long Chiang , Ming-Chia Tai , Ming-Hsi Yeh
IPC: H01L29/49 , H01L21/8238 , H01L29/66 , H01L27/088 , H01L29/51
CPC classification number: H01L29/4966 , H01L21/28088 , H01L21/823821 , H01L21/823828 , H01L21/823842 , H01L21/823857 , H01L27/0886 , H01L27/092 , H01L29/517 , H01L29/66545
Abstract: A semiconductor device having metal gates and methods of forming the same are disclosed. The semiconductor device includes a substrate and a gate structure over the substrate. The gate structure includes a gate dielectric layer over the substrate, a barrier layer over the gate dielectric layer, an oxide layer over the barrier layer, and a work function metal layer over the oxide layer.
Abstract translation: 公开了一种具有金属栅极的半导体器件及其形成方法。 半导体器件包括衬底和衬底上的栅极结构。 栅极结构包括在衬底上的栅极电介质层,栅极电介质层上的阻挡层,阻挡层上的氧化物层,以及氧化物层上的功函数金属层。
-
公开(公告)号:US09431304B2
公开(公告)日:2016-08-30
申请号:US14579864
申请日:2014-12-22
Inventor: Ju-Li Huang , Calvin Chiang , Ming-Chia Tai , Ming-Hsi Yeh , Chao-Cheng Chen
IPC: H01L21/70 , H01L21/8238 , H01L27/092 , H01L29/49 , H01L29/51
CPC classification number: H01L29/4966 , H01L21/28088 , H01L21/823821 , H01L21/823828 , H01L21/823842 , H01L21/823857 , H01L27/0886 , H01L27/092 , H01L29/517 , H01L29/66545
Abstract: A semiconductor device having metal gates and methods of forming the same are disclosed. The method includes receiving a substrate, a dummy gate stack formed over the substrate, and a structure surrounding the dummy gate stack. The method further includes removing the dummy gate stack, resulting in a trench in the structure. The method further includes forming a gate dielectric layer in the trench; forming a barrier layer over the gate dielectric layer; forming an oxide layer over the barrier layer; and forming a work function metal layer over the oxide layer. In embodiments, the method further includes removing the work function metal layer by an etchant containing phosphoric acid, wherein the oxide layer prevents the etchant from etching the barrier layer.
Abstract translation: 公开了一种具有金属栅极的半导体器件及其形成方法。 该方法包括接收衬底,形成在衬底上的虚拟栅极堆叠以及围绕伪栅极堆叠的结构。 该方法还包括去除伪栅极堆叠,从而导致结构中的沟槽。 该方法还包括在沟槽中形成栅极电介质层; 在所述栅极电介质层上形成阻挡层; 在所述阻挡层上形成氧化物层; 以及在所述氧化物层上形成功函数金属层。 在实施例中,该方法还包括通过含有磷酸的蚀刻剂去除功函数金属层,其中氧化物层防止蚀刻剂蚀刻阻挡层。
-
-
-
-
-
-
-
-
-