MULTI-MODE RESONATOR FOR QUANTUM COMPUTING ELEMENT

    公开(公告)号:US20230080023A1

    公开(公告)日:2023-03-16

    申请号:US17897727

    申请日:2022-08-29

    Abstract: A multi-mode resonator for a quantum computing element is included. In one general aspect, an apparatus including a multi-mode electromagnetic resonator includes a structure configured with a cavity therein that extends lengthwise in a first direction, the cavity including a first side surface and a second side surface facing each other, iris regions are at positions along the first direction on the first side surface of the cavity, the iris regions are arranged to overlap respective electromagnetic fields that form in the cavity in a target mode when electromagnetic energy is supplied to the cavity.

    METHOD AND DEVICE WITH JOSEPHSON JUNCTION
    4.
    发明公开

    公开(公告)号:US20240260483A1

    公开(公告)日:2024-08-01

    申请号:US18507672

    申请日:2023-11-13

    CPC classification number: H10N60/124 H10N60/0941 H10N60/805

    Abstract: A device including a Josephson junction device including a first superconductor layer, a first oxide layer disposed on a first upper surface of the first superconductor layer, a second superconductor layer disposed to partially overlap the first superconductor layer, a second oxide layer disposed on a second upper surface of the second superconductor layer, and a third superconductor layer including a first portion facing the first upper surface of the first superconductor layer and a second portion facing the second upper surface of the second superconductor layer, and a first thickness of a first portion of the first oxide layer between a lower surface of the first portion of the third superconductor layer and a third upper surface of the first superconductor layer is less than a second thickness of a second portion of the first oxide layer.

    ELECTRONIC DEVICE MANAGING DUPLICATE REQUESTS AND METHOD OF OPERATING THE SAME

    公开(公告)号:US20240289046A1

    公开(公告)日:2024-08-29

    申请号:US18535515

    申请日:2023-12-11

    CPC classification number: G06F3/065 G06F3/0622 G06F3/0679

    Abstract: An electronic device includes an input handling circuit, a control circuit, and a data transfer circuit. The input handling circuits receives a first request including an address from a first memory device, aligns the address with an access unit of a second memory device, requests a determination for the aligned address, and transmits a second request to the second memory device based on a determination result. The control circuit determines, based on the request, whether a duplicate address with the aligned address is present to generate the determination result and updates a bitmask based on the determination result. The data transfer circuit receives the second request from the second memory device and transfers data based on the bitmask. The bitmask includes one or more bits, each corresponding to the first request and indicating a location corresponding to the first request within an access unit of the second memory device.

    QUBIT CHIP DEVICE AND METHOD OF MANUFACTURING THE SAME

    公开(公告)号:US20240260487A1

    公开(公告)日:2024-08-01

    申请号:US18488645

    申请日:2023-10-17

    CPC classification number: H10N69/00

    Abstract: A qubit chip device includes: a substrate; a superconducting qubit on the substrate; and a readout circuit on the substrate and electrically connected to the superconducting qubit, the readout circuit including: a signal line on a surface of the substrate; a ground plate on the surface of the substrate, the ground plate including a pattern forming a coplanar waveguide along the signal line and offset from the signal line; and a conductive bridge embedded in the substrate and connecting two portions of the ground plate in a direction crossing the signal line.

Patent Agency Ranking