SEMICONDUCTOR PACKAGE AND METHOD OF FABRICATING THE SAME

    公开(公告)号:US20230046782A1

    公开(公告)日:2023-02-16

    申请号:US17700879

    申请日:2022-03-22

    Abstract: Disclosed are semiconductor packages and their fabrication methods. The semiconductor package comprises a substrate that includes a plurality of vias, a first chip stack on the substrate and including a plurality of first semiconductor chips that are sequentially stacked on the substrate, and a plurality of first non-conductive layers between the substrate and the first chip stack and between neighboring first semiconductor chips. Each of the first non-conductive layers includes first extensions that protrude outwardly from first lateral surfaces of the first semiconductor chips. The more remote the first non-conductive layers are from the substrate, the first extensions protrude a shorter length from the first lateral surfaces of the first semiconductor chips.

    METHOD OF FABRICATING A SEMICONDUCTOR DEVICE
    4.
    发明申请
    METHOD OF FABRICATING A SEMICONDUCTOR DEVICE 有权
    制造半导体器件的方法

    公开(公告)号:US20160293417A1

    公开(公告)日:2016-10-06

    申请号:US14965255

    申请日:2015-12-10

    Abstract: Provided is a method of fabricating a semiconductor device. The method includes forming an anti-reflection layer on a lower layer, forming photoresist patterns on the anti-reflection layer, forming protection patterns to cover the photoresist patterns, respectively, etching the anti-reflection layer using the photoresist patterns covered with the protection patterns as an etch mask to form anti-reflection patterns, forming spacers to cover sidewalls of the anti-reflection patterns, and removing the anti-reflection patterns.

    Abstract translation: 提供一种制造半导体器件的方法。 该方法包括在下层上形成抗反射层,在抗反射层上形成光致抗蚀剂图案,分别形成保护图案以覆盖光致抗蚀剂图案,使用被保护图案覆盖的光刻胶图案蚀刻抗反射层 作为蚀刻掩模以形成抗反射图案,形成隔离物以覆盖抗反射图案的侧壁,以及去除防反射图案。

    Semiconductor package
    5.
    发明授权

    公开(公告)号:US12176313B2

    公开(公告)日:2024-12-24

    申请号:US17652782

    申请日:2022-02-28

    Abstract: A semiconductor package includes: a first semiconductor chip; a second semiconductor chip stacked on the first semiconductor chip; an underfill material layer interposed between the first semiconductor chip and the second semiconductor chip; and a first dam structure disposed on the first semiconductor chip. The first dam structure extends along an edge of the second semiconductor chip and includes unit dam structures apart from each other with a slit therebetween. A vertical level of an upper surface of the first dam structure is located between a vertical level of a lower surface of the second semiconductor chip and a vertical level of an upper surface of the second semiconductor chip. A first sidewall of the first dam structure is in contact with the underfill material layer and includes a flat surface parallel to a sidewall of the second semiconductor chip that faces the first sidewall of the first dam structure.

    SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SAME

    公开(公告)号:US20230038603A1

    公开(公告)日:2023-02-09

    申请号:US17810036

    申请日:2022-06-30

    Abstract: A semiconductor package includes a semiconductor chip including a second bonding insulating layer surrounding at least a portion of each of a first bonding pad structure and a second bonding pad structure, in which the first bonding pad structure includes a first contact portion, a first bonding pad, and a first seed layer disposed between the first bonding pad and the first contact portion and extending in a first direction, the second bonding pad structure includes a second contact portion, a second bonding pad, and a second seed layer disposed between the second bonding pad and the second contact portion and extending in the first direction, and the second bonding insulating layer is in contact with a side surface of each of the first and second seed layers and the first and second bonding pads.

    SEMICONDUCTOR PACKAGE
    8.
    发明申请

    公开(公告)号:US20230011778A1

    公开(公告)日:2023-01-12

    申请号:US17652782

    申请日:2022-02-28

    Abstract: A semiconductor package includes: a first semiconductor chip; a second semiconductor chip stacked on the first semiconductor chip; an underfill material layer interposed between the first semiconductor chip and the second semiconductor chip; and a first dam structure disposed on the first semiconductor chip. The first dam structure extends along an edge of the second semiconductor chip and includes unit dam structures apart from each other with a slit therebetween. A vertical level of an upper surface of the first dam structure is located between a vertical level of a lower surface of the second semiconductor chip and a vertical level of an upper surface of the second semiconductor chip. A first sidewall of the first dam structure is in contact with the underfill material layer and includes a flat surface parallel to a sidewall of the second semiconductor chip that faces the first sidewall of the first dam structure.

Patent Agency Ranking