Memory device and method of controlling ECC operation in the same

    公开(公告)号:US10067825B2

    公开(公告)日:2018-09-04

    申请号:US15061349

    申请日:2016-03-04

    Abstract: A memory cell array includes memory cells that are formed in vertical channels extended in a vertical direction with respect to a substrate. The vertical channels are arranged in a zig-zag manner in parallel to the first direction. A read-write circuit is connected to the memory cells via bit lines. An address decoder decodes an address to provide decoded address signals to the read-write circuit. The memory cells include outer cells and inner cells. A distance between one of the outer cells and a common source node is smaller than a distance between one of the inner cells and the common source node. Data of the memory cells are distributed among ECC sectors and a data input-output order of the memory cells is arranged such that each ECC sector has substantially the same number of the outer cells and the inner cells. Each ECC sector corresponds to an ECC operation unit.

    Memory device and method of controlling ECC operation in the same

    公开(公告)号:US10684914B2

    公开(公告)日:2020-06-16

    申请号:US16121072

    申请日:2018-09-04

    Abstract: A memory cell array includes memory cells that are formed in vertical channels extended in a vertical direction with respect to a substrate. The vertical channels are arranged in a zigzag manner in parallel to the first direction. A read-write circuit is connected to the memory cells via bit lines. An address decoder decodes an address to provide decoded address signals to the read-write, circuit. The memory cells include outer cells and inner cells. A distance between one of the outer cells and a common source node is smaller than a distance between one of the inner cells and the common source node. Data of the memory cells are distributed among ECC sectors and a data input-output order of the memory cells is arranged such that each ECC sector has substantially the same number of the outer cells and the inner cells. Each ECC sector corresponds to an ECC operation unit.

    MEMORY DEVICE AND METHOD OF CONTROLLING ECC OPERATION IN THE SAME

    公开(公告)号:US20180373592A1

    公开(公告)日:2018-12-27

    申请号:US16121072

    申请日:2018-09-04

    CPC classification number: G06F11/1068 G11C29/52

    Abstract: A memory cell array includes memory cells that are formed in vertical channels extended in a vertical direction with respect to a substrate. The vertical channels are arranged in a zigzag manner in parallel to the first direction. A read-write circuit is connected to the memory cells via bit lines. An address decoder decodes an address to provide decoded address signals to the read-write, circuit. The memory cells include outer cells and inner cells. A distance between one of the outer cells and a common source node is smaller than a distance between one of the inner cells and the common source node. Data of the memory cells are distributed among ECC sectors and a data input-output order of the memory cells is arranged such that each ECC sector has substantially the same number of the outer cells and the inner cells. Each ECC sector corresponds to an ECC operation unit.

    Non-volatile memory device and related method of operation
    8.
    发明授权
    Non-volatile memory device and related method of operation 有权
    非易失性存储器件及相关操作方法

    公开(公告)号:US09305657B2

    公开(公告)日:2016-04-05

    申请号:US14522753

    申请日:2014-10-24

    CPC classification number: G11C16/14 G11C16/10 G11C16/16 G11C16/26 G11C16/3459

    Abstract: A non-volatile memory device receives a start command through a command line, receives an address through an address line, receives at least one setting value through the address line, receives a confirm command corresponding to the start command through the command line, sets at least one parameter of the non-volatile memory device as the setting value based on the start command, a number of the setting value, and the confirm command, and executes an operation that corresponds to the start command, on a memory cell that corresponds to the address, based on the set parameter.

    Abstract translation: 非易失性存储装置通过命令行接收开始命令,通过地址线接收地址,通过地址线接收至少一个设定值,通过命令行接收与开始命令对应的确认命令,设定为 基于开始命令,设定值的数量和确认命令作为设定值的非易失性存储器件的至少一个参数,并且对应于开始命令的存储单元执行对应于开始命令的操作 该地址,基于设置的参数。

Patent Agency Ranking