-
公开(公告)号:US20220116057A1
公开(公告)日:2022-04-14
申请号:US17495474
申请日:2021-10-06
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Ariel DOUBCHAK , Dikla SHAPIRO , Evgeny BLAICHMAN , Lital COHEN , Amit BERMAN
Abstract: A machine-learning (ML) error-correcting code (ECC) controller may include a hard-decision (HD) ECC decoder optimized for high-speed data throughput, a soft-decision (SD) ECC decoder optimized for high-correctability data throughput, and a machine-learning equalizer (MLE) configured to variably select one of the HD ECC decoder or the SD ECC decoder for data throughput. An embodiment of the ML ECC controller may provide speed-optimized HD throughput based on a linear ECC. The linear ECC may be a soft Hamming permutation code (SHPC).
-
公开(公告)号:US20250069660A1
公开(公告)日:2025-02-27
申请号:US18454144
申请日:2023-08-23
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Tal PHILOSOF , Lior KISSOS , Ariel DOUBCHAK , Amit BERMAN
Abstract: Provided are a memory system, a method of reading data and a method of finding read thresholds. The method of finding read thresholds includes: selecting a channel distribution among a plurality of channel distributions that corresponds to a read page of the memory device to be read in response to a read command; generating a Trellis diagram based on a decoding scheme and a type of the read page; determining an optimal path through the Trellis diagram using the selected channel distribution according to a dynamic programming algorithm; and finding the read thresholds from the optimal path.
-
公开(公告)号:US20240372568A1
公开(公告)日:2024-11-07
申请号:US18142703
申请日:2023-05-03
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Idan DEKEL , Amit BERMAN , Ariel DOUBCHAK , Yaron SHANY
Abstract: Systems, devices, and methods for encoding information bits for storage, including obtaining information bits and a target constraints vector, placing the information bits in an input vector, setting balance bits included in the input vector to zero, encoding the input vector using a systematic code to obtain a preliminary codeword, applying a constraints matrix to the preliminary codeword to obtain a preliminary constraints vector, applying a transition matrix to a sum of the preliminary constraints vector and the target constraints vector to determine updated balance bits, obtaining an output codeword based on the information bits and the updated balance bits, and storing the output codeword in the storage device.
-
4.
公开(公告)号:US20240037233A1
公开(公告)日:2024-02-01
申请号:US17877435
申请日:2022-07-29
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Ariel DOUBCHAK , Noam LIVNE , Amit BERMAN
CPC classification number: G06F21/566 , G06F11/1415 , G06N20/00
Abstract: A storage system, including a host device; and a storage device including a memory and at least one processor configured to implement a storage internal protection (SIP) module, wherein the SIP module is configured to: obtain, from the host device, a plurality of storage commands corresponding to the memory, filter the plurality of storage commands to obtain a filtered plurality of storage commands, apply information about the filtered plurality of storage commands to a machine-learning ransomware detection algorithm, and based on the machine-learning ransomware detection algorithm indicating that a ransomware operation is detected, provide a notification to the host device.
-
公开(公告)号:US20230421176A1
公开(公告)日:2023-12-28
申请号:US18362137
申请日:2023-07-31
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Ariel DOUBCHAK , Dikla SHAPIRO , Evgeny BLAICHMAN , Lital COHEN , Amit BERMAN
CPC classification number: H03M13/1108 , G06N3/10 , H03M13/1111
Abstract: A machine-learning (ML) error-correcting code (ECC) controller may include a hard-decision (HD) ECC decoder optimized for high-speed data throughput, a soft-decision (SD) ECC decoder optimized for high-correctability data throughput, and a machine-learning equalizer (MLE) configured to variably select one of the HD ECC decoder or the SD ECC decoder for data throughput. An embodiment of the ML ECC controller may provide speed-optimized HD throughput based on a linear ECC. The linear ECC may be a soft Hamming permutation code (SHPC).
-
公开(公告)号:US20230370090A1
公开(公告)日:2023-11-16
申请号:US18358660
申请日:2023-07-25
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Ariel DOUBCHAK , Avner DOR , Yaron SHANY , Tal PHILOSOF , Yoav SHERESHEVSKI , Amit BERMAN
CPC classification number: H03M13/1174 , H03M13/1108 , H03M13/616
Abstract: A method of correcting data stored in a memory device includes: applying an iterative decoder to the data; determining a total number of rows in first data the decoder attempted to correct; estimating first visible error rows among the total number that continue to have an error after the attempt; estimating residual error rows among the total number that no longer have an error after the attempt; determining second visible error rows in second data of the decoder that continue to have an error by permuting indices of the residual error rows according to a permutation; and correcting the first data using the first visible error rows.
-
公开(公告)号:US20200295783A1
公开(公告)日:2020-09-17
申请号:US16352052
申请日:2019-03-13
Applicant: Samsung Electronics Co., Ltd.
Inventor: Amit BERMAN , Ariel DOUBCHAK
Abstract: A memory controller is configured to perform first error correcting code (ECC) encoding on a plurality of first frames of data, generate a plurality of delta syndrome units corresponding, respectively, to the plurality of first frames of data, generate a delta syndrome codeword by performing second ECC encoding on the plurality of delta syndrome units, the delta syndrome codeword including one or more redundancy data units, perform third ECC encoding on at least one second frame of data such that the encoded at least one second frame of data is a first vector of bits, and determine a second vector of bits such that, adding the second vector of bits to the first vector of bits forms a combined vector of bits which is an ECC codeword having a delta syndrome a value of which is pre-fixed based on at least one of the one or more redundancy data units.
-
公开(公告)号:US20240137048A1
公开(公告)日:2024-04-25
申请号:US18045576
申请日:2022-10-11
Applicant: Samsung Electronics Co., Ltd.
Inventor: Avner DOR , Yaron SHANY , Ariel DOUBCHAK , Amit BERMAN
CPC classification number: H03M13/1575 , H03M13/1111 , H03M13/1545
Abstract: A soft-decision decoding computes a first syndrome polynomial in accordance with a received word, computes a second syndrome polynomial by multiplying the first syndrome polynomial by a locator polynomial based on locations of erasures within the received word, finds a basis and private solution to an affine space of polynomials that solve key equations based on the second syndrome polynomial, determines a weak set of a locations of symbols in the received word with confidence below a certain confidence level, computes a matrix from the basis, the private solution and the weak set, determines sub-matrices in the matrix whose rank is equal to a rank of the matrix, determines error locator polynomial (ELP) candidates from the sub-matrices, the basis, and the private solution, and corrects the received word using a selected one of the ELP candidates.
-
公开(公告)号:US20230308115A1
公开(公告)日:2023-09-28
申请号:US17706179
申请日:2022-03-28
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Ariel DOUBCHAK , Avner Dor , Yaron Shany , Tal Philosof , Yoav Shereshevski , Amit Berman
CPC classification number: H03M13/1174 , H03M13/1108 , H03M13/616
Abstract: A method of correcting data stored in a memory device includes: applying an iterative decoder to the data; determining a total number of rows in first data the decoder attempted to correct; estimating first visible error rows among the total number that continue to have an error after the attempt; estimating residual error rows among the total number that no longer have an error after the attempt; determining second visible error rows in second data of the decoder that continue to have an error by permuting indices of the residual error rows according to a permutation; and correcting the first data using the first visible error rows.
-
-
-
-
-
-
-
-