-
公开(公告)号：US20230156370A1
公开(公告)日：2023-05-18
申请号：US18098451
申请日：2023-01-18
Inventor： Masaki TAMARU , Shigetaka KASUGA , Shinzo KOYAMA
IPC: H04N25/771 , H04N25/50 , H04N25/78
CPC classification number: H04N25/771 , H04N25/50 , H04N25/78
Abstract: A solid-state imaging apparatus includes a plurality of pixel circuits arranged in a matrix. Each pixel circuit includes: a photodiode; a first charge storage that stores a charge; a floating diffusion region that stores a charge; a second charge storage that stores a charge; a first transfer transistor that transfers a charge from the photodiode to the first charge storage; a second transfer transistor that transfers a charge from the first charge storage to the floating diffusion region; a first reset transistor that resets the floating diffusion region; and an accumulating transistor for accumulating a charge of the floating diffusion region in the second charge storage. The capacitance of the first charge storage is greater than the capacitance of the floating diffusion region, and the capacitance of the second charge storage is greater than the capacitance of the floating diffusion region.
-
公开(公告)号：US20230131491A1
公开(公告)日：2023-04-27
申请号：US18069683
申请日：2022-12-21
Inventor： Shigetaka KASUGA , Masaki TAMARU , Yugo NOSE
IPC: H04N25/77 , G01S17/894 , G01S7/4863 , H04N25/78 , H04N25/703 , H04N13/254
Abstract: A solid-state imaging device includes: pixels; a first sample-and-hold circuit provided per column and generating a first differential voltage that is a difference between a first reset voltage and a first signal voltage output from a first pixel disposed in a corresponding column among the pixels; a second sample-and-hold circuit provided per column and generating a second differential voltage that is a difference between a second reset voltage and a second signal voltage output from a second pixel disposed in the corresponding column among the pixels and different from the first pixel; and an A/D conversion circuit provided per column and converting, into digital signals, a first voltage based on the first differential voltage output from the first sample-and-hold circuit disposed in the corresponding column and a second voltage based on the second differential voltage output from the second sample-and-hold circuit disposed in the corresponding column.
-
3.发明公开公开(公告)号：US20230244262A1
公开(公告)日：2023-08-03
申请号：US18299007
申请日：2023-04-11
Inventor： Hiroshi KOSHIDA , Shinzo KOYAMA , Tatsuya KABE , Masaki TAMARU
CPC classification number: G05F3/265 , G01J1/44 , H01L27/082
Abstract: A substrate current suppression circuit includes: a fixed voltage line that supplies a fixed voltage to the collectors of the third and fourth transistors. The fixed voltage is a voltage higher than the base voltage of the third and fourth transistors when the first polarity is p type, and is a voltage lower than the base voltage when the first polarity is n type.
-
Patent Agency Ranking
公开(公告)号：US20220310684A1
公开(公告)日：2022-09-29
申请号：US17840139
申请日：2022-06-14
Inventor： Yusuke SAKATA , Masaki TAMARU , Mitsuyoshi MORI
IPC: H01L27/146
Abstract: A solid-state image sensor includes pixel cells each of which is formed in and above a semiconductor substrate and that are arranged in each of a first direction and a second direction intersecting the first direction to form a two-dimensional array. The pixel cells include a first pixel cell and a second pixel cell arranged in the second direction, and the pixel circuit of the first pixel cell and the pixel circuit of the second pixel cell are adjacent to each other in the second direction between the photodetection portion of the first pixel cell and the photodetection portion of the second pixel cell. Each of the first transistors of the first pixel cell shares a gate electrode with the first transistor of the second pixel cell that has the same function as the first transistor of the first pixel cell.
-
公开(公告)号：US20200035669A1
公开(公告)日：2020-01-30
申请号：US16591559
申请日：2019-10-02
Inventor： Masaki TAMARU , Kazuma YOSHIDA , Michiya OTSUJI , Tetsuyuki FUKUSHIMA
IPC: H01L27/02 , H01L29/78 , H01L29/866 , H01L29/10 , H01L29/08 , H01L29/417 , H01L29/423 , H01L27/06 , H01L29/06 , H01L23/522
Abstract: A semiconductor device includes a first transistor and a second transistor. The first transistor includes a first body layer and a first connection part. The second transistor includes a second body layer and a second connection part. A second impedance, which is, in a path between the second connection part and the second body layer, inclusive, a maximum impedance seen by the first source electrode in the second body layer, is greater than a first impedance, which is, in a path between the first connection part and the first body layer, inclusive, a maximum impedance seen by the first source electrode in the first body layer.
-
公开(公告)号：US20230353906A1
公开(公告)日：2023-11-02
申请号：US18345805
申请日：2023-06-30
Inventor： Toru OKINO , Shinzo KOYAMA , Shigeru SAITOU , Masato TAKEMOTO , Masaki TAMARU , Hiroshi KOSHIDA , Shigetaka KASUGA , Yugo NOSE
IPC: H04N25/779 , H04N25/69
CPC classification number: H04N25/779 , H04N25/69
Abstract: Effective pixels and a failure detection pixel are connected to a control signal line for controlling an operation of the pixels and to an output signal line for outputting a result of failure detection in the pixels. Among the effective pixels, the effective pixels in a same row are connected in common to a same control signal line, and the effective pixels in a same column are connected in common to a same output signal line. The failure detection pixel is connected in common to at least one of the control signal line or the output signal line and configured to detect a failure in any of the effective pixels connected to the at least one of the control signal line or the output signal line.
-
公开(公告)号：US20220005855A1
公开(公告)日：2022-01-06
申请号：US17479846
申请日：2021-09-20
Inventor： Masaki TAMARU , Shigetaka KASUGA , Yusuke SAKATA , Mitsuyoshi MORI , Shinzo KOYAMA
IPC: H01L27/146
Abstract: A plurality of pixel cells are provided on a semiconductor substrate and arranged in a two-dimensional array. At least one of the plurality of pixel cells includes a light receiving part, a pixel circuit, and a second transistor. The light receiving part receives an incident light to generate an electrical charge. The pixel circuit includes first transistors arranged side by side along a first direction and a charge retention part that retains the electrical charge generated by the light receiving part. The pixel circuit outputs a light receiving signal in accordance with the electrical charge generated by the light receiving part. The second transistor connects the charge retention part to a memory part that stores the electrical charge. Seen along a thickness direction of the semiconductor substrate, the second transistor is apart from the first transistors in a second direction orthogonal to the first direction.
-
公开(公告)号：US20220003876A1
公开(公告)日：2022-01-06
申请号：US17480475
申请日：2021-09-21
Inventor： Shigetaka KASUGA , Shinzo KOYAMA , Masaki TAMARU , Hiroshi KOSHIDA , Yugo NOSE , Masato TAKEMOTO
IPC: G01S17/894 , G01S17/10 , G01S7/4865 , H01L31/107
Abstract: A distance-image obtaining method includes: (A) setting a plurality of distance-divided segments in a depth direction, and (B) obtaining a distance image based on each of the plurality of distance-divided segments set. The obtaining of the distance image includes: obtaining a plurality of distance images by imaging two or more of the plurality of distance-divided segments, to obtain a first distance image group; and obtaining a plurality of distance images by imaging distance-divided segments, among the plurality of distance-divided segments, in a phase different from a phase of the two or more of the plurality of distance-divided segments, to obtain a second distance image group.
-
-
-
-
-
-
-
Search Results
8
records
(took 0.021 seconds)
