-
公开(公告)号：US12039359B1
公开(公告)日：2024-07-16
申请号：US17809861
申请日：2022-06-29
Applicant: Marvell Asia Pte, Ltd.
Inventor： Jason D. Zebchuk , Wilson P. Snyder, II , Steven W. Aiken
CPC classification number: G06F9/45558 , G06F9/3856 , G06F9/4881 , G06F2009/4557 , G06F2009/45587 , G06F2009/45595
Abstract: A system and corresponding method isolate work within a virtualized scheduler using tag-spaces. The system comprises a tag-space resource configured to store at least one respective assignment of at least one scheduling group to a given tag-space. The given tag-space defines a given ordering-atomicity domain that isolates, within the virtualized scheduler, (i) work belonging to the at least one scheduling group from (ii) work belonging to at least one other scheduling group, assigned, in the tag-space resource, to a respective tag-space different from the given tag-space. The system further comprises a work scheduler that schedules, for processing, work belonging to the at least one scheduling group and work belonging to the at least one other scheduling group. Such scheduling may have independent ordering and atomicity effectuated therebetween by the given ordering-atomicity domain. Such independency of ordering and atomicity improves quality-of-service of the virtualized scheduler.
-
公开(公告)号：US20230185720A1
公开(公告)日：2023-06-15
申请号：US18107962
申请日：2023-02-09
Applicant: Marvell Asia Pte, Ltd.
Inventor： Richard E. Kessler , David Asher , Shubhendu S. Mukherjee , Wilson P. Snyder, II , David Carlson , Jason Zebchuk , Isam Akkawi
IPC: G06F12/0844 , G06F12/0813
CPC classification number: G06F12/0844 , G06F2212/1016 , G06F2212/608 , G06F12/0813
Abstract: A memory request, including an address, is accessed. The memory request also specifies a type of an operation (e.g., a read or write) associated with an instance (e.g., a block) of data. A group of caches is selected using a bit or bits in the address. A first hash of the address is performed to select a cache in the group. A second hash of the address is performed to select a set of cache lines in the cache. Unless the operation results in a cache miss, the memory request is processed at the selected cache. When there is a cache miss, a third hash of the address is performed to select a memory controller, and a fourth hash of the address is performed to select a bank group and a bank in memory.
-
公开(公告)号：US11550590B2
公开(公告)日：2023-01-10
申请号：US17587719
申请日：2022-01-28
Applicant: Marvell Asia Pte, Ltd.
Inventor： David A. Carlson , Shubhendu S. Mukherjee , Wilson P. Snyder, II
IPC: G06F9/38 , G06F9/30 , G06F12/0891 , G06F11/07 , G06F12/0864
Abstract: A system and corresponding method enforce strong load ordering in a processor. The system comprises an ordering ring that stores entries corresponding to in-flight memory instructions associated with a program order, scanning logic, and recovery logic. The scanning logic scans the ordering ring in response to execution or completion of a given load instruction of the in-flight memory instructions and detects an ordering violation in an event at least one entry of the entries indicates that a younger load instruction has completed and is associated with an invalidated cache line. In response to the ordering violation, the recovery logic allows the given load instruction to complete, flushes the younger load instruction, and restarts execution of the processor after the given load instruction in the program order, causing data returned by the given and younger load instructions to be returned consistent with execution according to the program order to satisfy strong load ordering.
-
公开(公告)号：US11409553B1
公开(公告)日：2022-08-09
申请号：US16584584
申请日：2019-09-26
Applicant: MARVELL ASIA PTE, LTD.
Inventor： Jason D. Zebchuk , Wilson P. Snyder, II , Steven W. Aiken
Abstract: A system and corresponding method isolate work within a virtualized scheduler using tag-spaces. The system comprises a tag-space resource configured to store at least one respective assignment of at least one scheduling group to a given tag-space. The given tag-space defines a given ordering-atomicity domain that isolates, within the virtualized scheduler, (i) work belonging to the at least one scheduling group from (ii) work belonging to at least one other scheduling group, assigned, in the tag-space resource, to a respective tag-space different from the given tag-space. The system further comprises a work scheduler that schedules, for processing, work belonging to the at least one scheduling group and work belonging to the at least one other scheduling group. Such scheduling may have independent ordering and atomicity effectuated therebetween by the given ordering-atomicity domain. Such independency of ordering and atomicity improves quality-of-service of the virtualized scheduler.
-
公开(公告)号：US20220179690A1
公开(公告)日：2022-06-09
申请号：US17680058
申请日：2022-02-24
Applicant: Marvell Asia Pte, Ltd.
Inventor： Jason D. Zebchuk , Wilson P. Snyder, II
Abstract: A system and corresponding method queue work within a virtualized scheduler based on in-unit accounting (IUA) of in-unit entries (IUEs). The system comprises an IUA resource and arbiter. The IUA resource stores, in association with an IUA identifier, an IUA count and threshold. The IUA count represents a global count of work-queue entries (WQEs) that are associated with the IUA identifier and occupy respective IUEs of an IUE resource. The IUA threshold limits the global count. The arbiter retrieves the IUA count and threshold from the IUA resource based on the IUA identifier and controls, as a function of the IUA count and threshold, whether a given IUE from a given scheduling group, assigned to the IUA identifier, is moved into the IUE resource to be queued for scheduling. The IUA count and threshold prevent group(s) assigned to the IUA identifier from using more than an allocated amount of IUEs.
-
Patent Agency Ranking
公开(公告)号：US11960727B1
公开(公告)日：2024-04-16
申请号：US17937128
申请日：2022-09-30
Applicant: Marvell Asia Pte Ltd
Inventor： Aadeetya Shreedhar , Jason D. Zebchuk , Wilson P. Snyder, II , Albert Ma , Joseph Featherston
IPC: G06F3/06 , G06F12/1045
CPC classification number: G06F3/0611 , G06F3/0629 , G06F3/0659 , G06F3/0673 , G06F12/1045 , G06F2212/1024
Abstract: A system and corresponding method perform large memory transaction (LMT) stores. The system comprises a processor associated with a data-processing width and a processor accelerator. The processor accelerator performs a LMT store of a data set to a coprocessor in response to an instruction from the processor targeting the coprocessor. The data set corresponds to the instruction. The LMT store includes storing data from the data set, atomically, to the coprocessor based on a LMT line (LMTLINE). The LMTLINE is wider than the data-processing width. The processor accelerator sends, to the processor, a response to the instruction. The response is based on completion of the LMT store of the data set in its entirety. The processor accelerator enables the processor to perform useful work in parallel with the LMT store, thereby improving processing performance of the processor.
-
公开(公告)号：US11748107B2
公开(公告)日：2023-09-05
申请号：US18058023
申请日：2022-11-22
Applicant: Marvell Asia Pte, Ltd.
Inventor： Jason D. Zebchuk , Wilson P. Snyder, II , Michael S. Bertone
CPC classification number: G06F9/3832 , G06F9/30043 , G06F9/4881 , G06F9/5077 , G06F12/10 , G06F9/3004 , G06F2212/65
Abstract: An apparatus, and corresponding method, for input/output (I/O) value determination, generates an I/O instruction for an I/O device, the I/O device including a state machine with state transition logic. The apparatus comprises a controller that includes a simplified state machine with a reduced version of the state transition logic of the state machine of the I/O device. The controller is configured to improve instruction execution performance of a processor core by employing the simplified state machine to predict at least one state value of at least one I/O device true state value to be affected by the I/O instruction at the I/O device.
-
公开(公告)号：US11635987B2
公开(公告)日：2023-04-25
申请号：US17680058
申请日：2022-02-24
Applicant: Marvell Asia Pte, Ltd.
Inventor： Jason D. Zebchuk , Wilson P. Snyder, II
Abstract: A system and corresponding method queue work within a virtualized scheduler based on in-unit accounting (IUA) of in-unit entries (IUEs). The system comprises an IUA resource and arbiter. The IUA resource stores, in association with an IUA identifier, an IUA count and threshold. The IUA count represents a global count of work-queue entries (WQEs) that are associated with the IUA identifier and occupy respective IUEs of an IUE resource. The IUA threshold limits the global count. The arbiter retrieves the IUA count and threshold from the IUA resource based on the IUA identifier and controls, as a function of the IUA count and threshold, whether a given IUE from a given scheduling group, assigned to the IUA identifier, is moved into the IUE resource to be queued for scheduling. The IUA count and threshold prevent group(s) assigned to the IUA identifier from using more than an allocated amount of IUEs.
-
公开(公告)号：US11615027B2
公开(公告)日：2023-03-28
申请号：US17530330
申请日：2021-11-18
Applicant: Marvell Asia Pte, Ltd.
Inventor： Richard E. Kessler , David Asher , Shubhendu S. Mukherjee , Wilson P. Snyder, II , David Carlson , Jason Zebchuk , Isam Akkawi
IPC: G06F12/0844 , G06F12/0813
Abstract: A memory request, including an address, is accessed. The memory request also specifies a type of an operation (e.g., a read or write) associated with an instance (e.g., a block) of data. A group of caches is selected using a bit or bits in the address. A first hash of the address is performed to select a cache in the group. A second hash of the address is performed to select a set of cache lines in the cache. Unless the operation results in a cache miss, the memory request is processed at the selected cache. When there is a cache miss, a third hash of the address is performed to select a memory controller, and a fourth hash of the address is performed to select a bank group and a bank in memory.
-
公开(公告)号：US11500748B1
公开(公告)日：2022-11-15
申请号：US17304598
申请日：2021-06-23
Applicant: Marvell Asia Pte Ltd
Inventor： Nir Ofir , Wilson P. Snyder, II , Amit Shmilovich
Abstract: A device, such as a system on a chip (SoC), includes a plurality of processor cores, a broadcaster module, a plurality of decoder units, and an aggregator module. The broadcaster module broadcasts a debug request from a debugger device to one or more of the plurality of processor cores via a bus, the debug request including an address specifying a logical identifier associated with a target processor core of the plurality of processor cores. The decoder units, associated with the processor cores, forward the debug request to a debug module of the respective processor core in response to detecting a match. If no match is detected, the decoder units forward the debug request to a subsequent processor core via the bus. The aggregator module forward a response message to the debugger device, the response message originating from the target processor core.
-
-
-
-
-
-
-
-
-
Search Results
25
records
(took 0.02 seconds)
