STAGGERED PARITY
    71.
    发明申请

    公开(公告)号:US20160164632A1

    公开(公告)日:2016-06-09

    申请号:US14564195

    申请日:2014-12-09

    Abstract: In a Forward Error Correction (FEC) technique, parity vectors are computed such that: each parity vector spans a set of frames; a subset of bits of each frame is associated with parity bits in each parity vector; and a location of parity bits associated with one frame in one parity vector is different from that of parity bits associated with the frame in another parity vector. Values of decoded hits of a first frame are deduced from known parity bits of a first parity vector having an effective length of one frame. For parity vectors having, an effective length greater than one frame, a Log Likelihood Ratio of each unknown parity bit associated with the first frame is updated based on known and unknown parity bits of each parity valor. The first frame is decoded using the deduced bit values and the updated LLR values.

    Abstract translation: 在前向纠错(FEC)技术中,计算奇偶校验向量,使得:每个奇偶校验向量跨越一组帧; 每个帧的比特的子集与每个奇偶校验向量中的奇偶校验位相关联; 并且与一个奇偶校验向量中的一帧相关联的奇偶校验位的位置与在另一个奇偶校验向量中与该帧相关联的奇偶校验位的位置不同。 从具有一帧的有效长度的第一奇偶校验向量的已知奇偶校验位推导第一帧的解码命中的值。 对于具有大于一帧的有效长度的奇偶校验向量,基于每个奇偶校验的已知和未知奇偶校验位来更新与第一帧相关联的每个未知奇偶校验位的对数似然比。 使用推导的比特值和更新的LLR值对第一帧进行解码。

    MEMORY CONTROLLER, STORAGE DEVICE AND MEMORY CONTROL METHOD
    72.
    发明申请
    MEMORY CONTROLLER, STORAGE DEVICE AND MEMORY CONTROL METHOD 审中-公开
    存储器控制器,存储器件和存储器控制方法

    公开(公告)号:US20150256204A1

    公开(公告)日:2015-09-10

    申请号:US14452679

    申请日:2014-08-06

    Abstract: According to one embodiment, a memory controller includes a first encoder configured to generate a first codeword by encoding first data and generate a second codeword by encoding second data; an operation unit configured to perform an exor operation with at least the first codeword and the second codeword as inputs to generate a first exor-codeword; and a second encoder configured to encode the first exor-codeword to generate a second-stage parity; wherein the first codeword, the second codeword, and the second-stage parity are written to a nonvolatile memory.

    Abstract translation: 根据一个实施例,存储器控制器包括第一编码器,其被配置为通过对第一数据进行编码并通过对第二数据进行编码来产生第二码字来产生第一码字; 操作单元,被配置为以至少所述第一码字和所述第二码字作为输入来执行外部操作,以生成第一外部码字; 以及第二编码器,被配置为对所述第一外部码字进行编码以生成第二级奇偶校验; 其中所述第一码字,所述第二码字和所述第二级奇偶校验被写入非易失性存储器。

    TAPE HEADER FORMAT HAVING EFFICIENT AND ROBUST CODEWORD INTERLEAVE DESIGNATION (CWID) PROTECTION
    74.
    发明申请
    TAPE HEADER FORMAT HAVING EFFICIENT AND ROBUST CODEWORD INTERLEAVE DESIGNATION (CWID) PROTECTION 有权
    具有高效和可靠的编码代码指令(CWID)保护的卷带头格式

    公开(公告)号:US20150058696A1

    公开(公告)日:2015-02-26

    申请号:US14010387

    申请日:2013-08-26

    Abstract: In one embodiment, a system for providing header protection in magnetic tape recording is adapted to write a codeword interleave (CWI) set on a magnetic tape including a plurality of CWIs equal to a number of tracks, wherein a data set includes a plurality of CWI sets, provide a CWI set header for the CWI set, the CWI set header including a CWI header for each CWI in the CWI set, each CWI header including at least a CWI Designation (CWID) which indicates a location of the CWI within the data set, calculate or obtain CWID parity for all CWIDs in the CWI set header, the CWID parity including error correction coding (ECC) parity, and store the CWID parity to one or more fields which are repeated for each CWI header in the CWI set header without using reserved bits in the CWI set header to store the CWID parity.

    Abstract translation: 在一个实施例中,用于在磁带记录中提供标题保护的系统适于将包含多个等于多个磁道的CWI的磁带写入码字交织(CWI)集合,其中数据集包括多个CWI 提供CWI集合的CWI集头部,CWI集头部包括CWI集合中的每个CWI的CWI头部,每个CWI头部至少包括CWI指定(CWID),其指示数据内的CWI的位置 设置,计算或获得CWI集头部中的所有CWID的CWID奇偶校验,CWID奇偶校验包括纠错编码(ECC)奇偶校验,并将CWID奇偶校验存储在针对CWI集头部中的每个CWI报头重复的一个或多个字段 而不使用CWI集头中的保留位来存储CWID奇偶校验。

    DIGITAL BROADCASTING SYSTEM AND DATA PROCESSING METHOD
    78.
    发明申请
    DIGITAL BROADCASTING SYSTEM AND DATA PROCESSING METHOD 有权
    数字广播系统和数据处理方法

    公开(公告)号:US20140192699A1

    公开(公告)日:2014-07-10

    申请号:US14158286

    申请日:2014-01-17

    Abstract: A method of processing broadcast data in a broadcast transmitting system includes Reed-Solomon (RS) encoding and Cyclic Redundancy Check encoding an RS frame payload including mobile service data to build an RS frame, wherein the RS frame payload comprises a plurality of mobile and handheld transport packets; first encoding data of the RS frame with a first encoding code; second encoding signaling data with a second encoding code, wherein the signaling data include fast information channel (FIC) data and transmission parameter channel (TPC) data, the FIC data including information for rapid mobile service acquisition and the TPC data including a parade identifier for identifying a parade to which a current data group belongs; mapping the first encoded data into data groups and adding known data sequences and the second encoded signaling data to each of the data groups; and transmitting a transmission frame including data of the data groups.

    Abstract translation: 在广播发送系统中处理广播数据的方法包括对包含移动业务数据的RS帧有效载荷编码的里德 - 所罗门(RS)编码和循环冗余校验,以构建RS帧,其中,所述R​​S帧有效载荷包括多个移动和手持 运输包; 用第一编码码对RS帧的第一编码数据; 第二编码信号数据与第二编码代码,其中所述信令数据包括快速信息信道(FIC)数据和传输参数信道(TPC)数据,所述FIC数据包括用于快速移动业务获取的信息,并且所述TPC数据包括用于 识别当前数据组所属的游行; 将第一编码数据映射到数据组中,并将已知数据序列和第二编码信令数据添加到每个数据组; 以及发送包括数据组的数据的传输帧。

    DATA PROCESSING DEVICE AND DATA PROCESSING METHOD
    79.
    发明申请
    DATA PROCESSING DEVICE AND DATA PROCESSING METHOD 有权
    数据处理设备和数据处理方法

    公开(公告)号:US20140082452A1

    公开(公告)日:2014-03-20

    申请号:US14116231

    申请日:2012-06-08

    Abstract: The present technique relates to a data processing device and a data processing method that enable resistance to error of data to be improved.In the case in which an LDPC code having a code length of 16200 bits and an encoding rate of 8/15 is mapped to 16 signal points, if (#i+1)-th bits from most significant bits of sign bits of 4×2 bits and symbol bits of 4×2 bits of two consecutive symbols are set to bits b#i and y#i, respectively, a demultiplexer performs interchanging to allocate b0, b1, b2, b3, b4, b5, b6, and b7 to y0, y4, y3, y1, y2, y5, y6, and y7, respectively. The present technique can be applied to a transmission system or the like transmitting an LDPC code.

    Abstract translation: 本技术涉及能够提高数据的误差抵抗的数据处理装置和数据处理方法。 在码长为16200比特,编码速率为8/15的LDPC码被映射到16个信号点的情况下,如果符号位的最高有效位为4×(#i + 1) 2位和两个连续符号的4×2位的符号位分别被设置为位b#i和y#i,解复用器执行交换以分配b0,b1,b2,b3,b4,b5,b6和b7 分别为y0,y4,y3,y1,y2,y5,y6和y7。 本技术可以应用于发送LDPC码的传输系统等。

    System and method for multi-dimensional encoding and decoding
    80.
    发明授权
    System and method for multi-dimensional encoding and decoding 有权
    用于多维编码和解码的系统和方法

    公开(公告)号:US08621321B2

    公开(公告)日:2013-12-31

    申请号:US13171214

    申请日:2011-06-28

    Abstract: A system and method for using a cyclic redundancy check (CRC) to evaluate error corrections. A set of data and initial CRC values associated therewith may be received. The set of data by changing a sub-set of the data may be corrected. Intermediate CRC values may be computed for the entire uncorrected set of data in parallel with said correcting. Supplemental CRC values may be computed for only the sub-set of changed data after said correcting. The intermediate and supplemental CRC values may be combined to generate CRC values for the entire corrected set of data. The validity of the corrected set of data may be evaluated by comparing the combined CRC values with the initial CRC values.

    Abstract translation: 一种使用循环冗余校验(CRC)来评估误差校正的系统和方法。 可以接收与其相关联的一组数据和初始CRC值。 可以校正通过改变数据的子集的数据集。 可以与所述校正并行地为整个未校正的数据集计算中间CRC值。 可以在所述校正之后仅对改变的数据的子集计算补充CRC值。 可以组合中间和补充CRC值以产生用于整个校正数据集的CRC值。 可以通过将组合的CRC值与初始CRC值进行比较来评估校正的数据集合的有效性。

Patent Agency Ranking