知搜-全球专利检索

  1. Login
  2. Sign Up

Search Results

133 records (took 0.027 seconds)

    Personal computer for performing power save operation of an external CRT by determining a DPMS-compliant CRT
    31.
    发明授权
    Personal computer for performing power save operation of an external CRT by determining a DPMS-compliant CRT 失效
    用于通过确定符合DPMS的CRT来执行外部CRT的省电操作的个人计算机

    公开(公告)号：US5696978A

    公开(公告)日：1997-12-09

    申请号：US670106

    申请日：1996-06-25

    Applicant: Hirofumi Nishikawa

    Inventor： Hirofumi Nishikawa

    IPC: H04N5/68 ,  G06F1/32 ,  G09G1/00

    CPC classification number: G06F1/3218 ,  G09G2330/021

    Abstract: A CMOS memory stores DPMS-Enable/Disable data set by the user. When a display power save request has been issued from an operating system or an application program, the VBE/PM of a VGA BIOS determines, with reference to the DPMS-Enable/Disable data, whether or not a DPMS function is enabled. The VBE/PM executes the DPMS function including the interruption of the supply of horizontal and vertical synchronization signals, if the DPMS function is enabled, and does not execute the DPMS function if it is disabled. Thus, the execution of the DPMS control function can be allowed or prohibited in accordance with the contents of the DPMS-Enable/Disable data.

    Abstract translation: CMOS存储器存储用户设置的DPMS启用/禁用数据。 当从操作系统或应用程序发出显示器节能请求时，VGA BIOS的VBE / PM参照DPMS启用/禁止数据确定是否启用了DPMS功能。 如果启用DPMS功能，VBE / PM将执行DPMS功能，包括中断供应水平和垂直同步信号，如果禁用DPMS功能，则不执行DPMS功能。 因此，可以根据DPMS启用/禁用数据的内容来允许或禁止DPMS控制功能的执行。

    Display control apparatus
    32.
    发明授权
    Display control apparatus 失效
    显示控制装置

    公开(公告)号：US5585822A

    公开(公告)日：1996-12-17

    申请号：US517587

    申请日：1995-08-22

    Applicant: Hirofumi Nishikawa

    Inventor： Hirofumi Nishikawa

    IPC: G06F3/14 ,  G06F3/048 ,  G06T11/00 ,  G09G5/02 ,  G09G5/06 ,  G09G5/14 ,  G09G1/28

    CPC classification number: G09G5/02 ,  G09G5/06

    Abstract: A display control apparatus makes it possible to display a window on a display screen. The apparatus includes a display memory 21 for storing display data, a reading section 25 for reading the display data from the display memory, a color generating section (24 and 28) for generating color-designating data in accordance with the display data, a display for displaying the color-designating data on the display screen, and a data changing section for changing the color-designating data generated by the color generating section (24 and 28) to different color-designating data, when the color displayed on the display screen by the display is identical to the color of the window displayed, to thereby alter the color of the window.

    Abstract translation: 显示控制装置使得可以在显示屏幕上显示窗口。 该装置包括用于存储显示数据的显示存储器21，用于从显示存储器读取显示数据的读取部分25，用于根据显示数据产生颜色指定数据的色彩生成部分（24和28） 用于在显示屏幕上显示颜色指定数据;以及数据改变部分，用于当显示屏幕上显示的颜色将颜色生成部分（24和28）生成的颜色指定数据改变为不同的颜色指定数据 通过显示与显示的窗口的颜色相同，从而改变窗口的颜色。

    Computer system for arbitrating the operation of a built-in modem and external SIO circuit
    33.
    发明授权
    Computer system for arbitrating the operation of a built-in modem and external SIO circuit 失效
    用于仲裁内置调制解调器和外部SIO电路的操作的计算机系统

    公开(公告)号：US5355507A

    公开(公告)日：1994-10-11

    申请号：US784713

    申请日：1991-10-30

    Applicant: Hirofumi Nishikawa

    Inventor： Hirofumi Nishikawa

    IPC: G06F13/00 ,  G06F3/00 ,  H04L29/10 ,  H04M11/06 ,  G06F1/00

    CPC classification number: G06F3/002 ,  H04M11/06

    Abstract: A computer system having a system body, a CPU, a modem control register, a built-in modem board, and an extended unit. When both the modem board and the extended unit are connected to the system body, the CPU determines whether the base address of the modem board is also the same as the base address of the extended unit. If same base address is used, the CPU sets hardware control data into the modem control register, which disables the modem board, whereby the modem board is disabled.

    Abstract translation: 具有系统主体，CPU，调制解调器控制寄存器，内置调制解调器板和扩展单元的计算机系统。 当调制解调器板和扩展单元都连接到系统主体时，CPU确定调制解调器板的基址是否与扩展单元的基址相同。 如果使用相同的基地址，CPU将硬件控制数据设置到调制解调器控制寄存器中，这将禁用调制解调器板，从而禁用调制解调器板。

    System and method employing extended memory capacity detection
    34.
    发明授权
    System and method employing extended memory capacity detection 失效
    采用扩展内存容量检测的系统和方法

    公开(公告)号：US5305445A

    公开(公告)日：1994-04-19

    申请号：US985225

    申请日：1992-12-01

    Applicant: Hirofumi Nishikawa

    Inventor： Hirofumi Nishikawa

    IPC: G06F12/06 ,  G06F12/02

    CPC classification number: G06F12/0623 ,  G06F12/0684

    Abstract: A memory system of a computer, such as a lap-top type personal computer, uses a standard memory having a reserve region of, for example, 384 KB or 512 KB, and an extended memory of, for example, 1 MB or 2 MB, mounted in a memory extend slot. The memory extend slot can produce a memory type signal representative of the type of extended memory. A capacity detector detects the capacity of the extended memory mounted in the memory extend slot based on the memory type signal output from the memory extend slot. A memory controller then assigns a reserve region to an address region following the address region of the extended memory, based on the capacity detection signal output from the capacity detector.

    Abstract translation: 诸如膝上型个人计算机的计算机的存储器系统使用具有例如384KB或512KB的保留区域的标准存储器和例如1MB或2MB的扩展存储器 ，安装在内存扩展槽中。 存储器扩展槽可以产生代表扩展存储器类型的存储器类型信号。 容量检测器基于从存储器扩展槽输出的存储器类型信号来检测安装在存储器扩展槽中的扩展存储器的容量。 存储器控制器然后基于从容量检测器输出的容量检测信号，将扩展存储器的地址区域之后的地址区域分配给预留区域。

    Video decoder
    36.
    发明授权
    Video decoder 有权
    视频解码器

    公开(公告)号：US08194742B2

    公开(公告)日：2012-06-05

    申请号：US11352377

    申请日：2006-02-13

    Applicant: Shunichi Sekiguchi ,  Kohtaro Asai ,  Tokumichi Murakami ,  Hirofumi Nishikawa ,  Shinichi Kuroda ,  Yoshimi Isu ,  Yuri Hasegawa

    Inventor： Shunichi Sekiguchi ,  Kohtaro Asai ,  Tokumichi Murakami ,  Hirofumi Nishikawa ,  Shinichi Kuroda ,  Yoshimi Isu ,  Yuri Hasegawa

    IPC: H04B1/66 ,  H04N7/12

    CPC classification number: H04N19/523 ,  H04N19/53 ,  H04N19/537 ,  H04N19/61

    Abstract: A method and a video decoder for decoding an encoded bitstream of video data in a picture encoding and decoding system are disclosed. The video decoder includes a motion compensation unit for calculating a position for a sample image portion using an encoded bitstream of video data having a motion vector and rounding information. The calculated position of a sample image is rounded with the rounding information. The rounding information indicates the accuracy for rounding, and it is decoded from the bitstream. An image reconstruction unit reconstructs a decoded image portion of the video data from the sample image portion.

    Abstract translation: 公开了一种用于对图像编码和解码系统中的视频数据的编码比特流进行解码的方法和视频解码器。 视频解码器包括运动补偿单元，用于使用具有运动矢量和舍入信息的视频数据的编码比特流来计算采样图像部分的位置。 样本图像的计算位置用舍入信息四舍五入。 舍入信息表示舍入的精度，并从比特流中解码。 图像重建单元从样本图像部分重建视频数据的解码图像部分。

Patent Agency Ranking