Display panel and display apparatus including the same

    公开(公告)号:US11386850B2

    公开(公告)日:2022-07-12

    申请号:US17128519

    申请日:2020-12-21

    Abstract: A display panel includes a 1-1st sub-pixel and a 1-2nd sub-pixel disposed in a first row, a 2-1st sub-pixel disposed in a second row and a 3-1st sub-pixel and a 3-2nd sub-pixel disposed in a third row. A first data line extends from the first row to the third row and electrically connects a pixel circuit of the 1-1st sub-pixel, a pixel circuit of the 2-1st sub-pixel, and a pixel circuit of the 3-1st sub-pixel. A 2-1st data line is electrically connected to a pixel circuit of the 1-2nd sub-pixel. A 2-2nd data line is electrically connected to a pixel circuit of the 3-2nd sub-pixel. A first bridge line is disposed on a different layer than the data lines and contacts the 2-1st data line and the 2-2nd data line and includes an overlapping portion extending along at least a portion of the first data line.

    Pixel circuit and display panel
    22.
    发明授权

    公开(公告)号:US11217154B2

    公开(公告)日:2022-01-04

    申请号:US17147768

    申请日:2021-01-13

    Abstract: A display panel includes sub-pixels each including a light-emitting element and a pixel circuit including a first transistor and a second transistor; a timing control unit to generate bias data based on first characteristic information of the first transistor, and generate correction data based on second characteristic information of the second transistor; and a data sensing driving unit configured to receive the bias data and the correction data, and output a bias voltage and a grayscale voltage to the pixel circuit. The pixel circuit includes the first transistor to output a driving current to the light-emitting element; a first driving circuit to control a magnitude of the driving current based on the bias voltage; and a second driving circuit including the second transistor and configured to control a pulse width of the driving current based on the grayscale voltage.

    Gate driving circuit and display apparatus having the same

    公开(公告)号:US09830845B2

    公开(公告)日:2017-11-28

    申请号:US14958764

    申请日:2015-12-03

    CPC classification number: G09G3/20 G09G2310/0267 G09G2310/0286 G09G2310/08

    Abstract: A gate driving circuit includes a plurality of driving stages applying gate signals to gate lines of a display panel. Among the plurality of driving stages, a k-th (k being a natural number equal to or greater than 2) includes a first node, an output part that is connected to the first node and outputs a k-th gate signal in response to a voltage of the first node, a control part that controls an electric potential of the first node, an inverter part that outputs a k-th switching signal, and a pull-down part that receives a (k−1)th switching signal from a (k−1)th driving stage of the plurality of driving stages and lowers a voltage of the output part in response to the (k−1)th switching signal.

    Display device
    26.
    发明授权

    公开(公告)号:US09704429B2

    公开(公告)日:2017-07-11

    申请号:US14857747

    申请日:2015-09-17

    Abstract: A display device includes: a display panel having a display area and a non-display area; a plurality of pixels on the display area to emit light, wherein pixels arranged along a first direction are defined as first pixel groups and pixels arranged along a second direction are defined as second pixel groups; gate driving units on the display area to generate gate signals, wherein the gate driving units include first and second gate driving units corresponding one-to-one with each other; a data driver on the non-display area to generate data signals; a plurality of first lines to transmit the data signals to the plurality of pixels; and a plurality of second lines to transmit driving start signals from the first gate driving units to the second gate driving units respectively corresponding to the first gate driving units, wherein the first or second lines are between the first groups.

    Nanocrystal display including black matrix between common electrode and data line in boundary between pixel areas
    27.
    发明授权
    Nanocrystal display including black matrix between common electrode and data line in boundary between pixel areas 有权
    纳米晶体显示器,包括在公共电极和数据线之间的黑矩阵在像素区域之间的边界

    公开(公告)号:US09140944B2

    公开(公告)日:2015-09-22

    申请号:US13772758

    申请日:2013-02-21

    Abstract: A nanocrystal display device includes a plurality of pixels; a gate line extended in a row direction; a data line extended in a column direction; and a second insulating layer on the data line. Each pixel includes first and second pixel areas adjacent to each other in the column direction; first and second pixel electrodes on the second insulating layer of the first and second pixel areas; a first black matrix on the second insulating layer, and having a step difference greater than that of the first and second pixel electrodes; a common electrode extended in the row direction, contacting the first black matrix and spaced apart from the second insulating layer in the first and second pixel areas, and a tunnel-shaped cavity between the common electrode, the first black matrix and the second insulating layer; and a liquid crystal layer in the tunnel-shaped cavity.

    Abstract translation: 纳米晶体显示装置包括多个像素; 沿行方向延伸的栅极线; 沿列方向延伸的数据线; 和数据线上的第二绝缘层。 每个像素包括在列方向上彼此相邻的第一和第二像素区域; 在第一和第二像素区域的第二绝缘层上的第一和第二像素电极; 第二绝缘层上的第一黑矩阵,并且具有大于第一和第二像素电极的阶差; 在行方向上延伸的公共电极,与第一和第二像素区域中的第一绝缘层和第一黑色矩阵接触并且在公共电极,第一黑色矩阵和第二绝缘层之间形成隧道形空腔 ; 和隧道状空腔中的液晶层。

    DISPLAY DEVICE
    28.
    发明申请
    DISPLAY DEVICE 有权
    显示设备

    公开(公告)号:US20150194121A1

    公开(公告)日:2015-07-09

    申请号:US14478530

    申请日:2014-09-05

    Abstract: A display device is disclosed. In one aspect, the display device includes a timing controller configured to receive an image signal and a control signal and output a mode signal and a gate pulse signal based on the image signal and the control signal, wherein the mode signal has a voltage level and wherein the gate pulse signal has a frequency. The display device further includes a clock generator configured to generate a gate clock signal based on the mode signal and the gate pulse signal, wherein the gate clock signal has a voltage level and wherein the clock generator is further configured to set the voltage level of the gate clock signal based at least in part on the mode signal. The display device includes gate lines and a gate driver configured to drive gate lines based at least in part on the gate clock signal.

    Abstract translation: 公开了一种显示装置。 一方面,显示装置包括定时控制器,其被配置为基于图像信号和控制信号接收图像信号和控制信号并输出​​模式信号和门脉冲信号,其中模式信号具有电压电平,以及 其中所述栅极脉冲信号具有频率。 所述显示装置还包括时钟发生器,其被配置为基于所述模式信号和所述门脉冲信号产生栅极时钟信号,其中所述栅极时钟信号具有电压电平,并且其中所述时钟发生器还被配置为将所述栅极时钟信号 栅极时钟信号至少部分地基于模式信号。 显示装置包括栅极线和栅极驱动器,栅极驱动器被配置为至少部分地基于栅极时钟信号来驱动栅极线。

    Pixel circuit and display panel with current control

    公开(公告)号:US11373586B2

    公开(公告)日:2022-06-28

    申请号:US17078378

    申请日:2020-10-23

    Abstract: A display panel, a pixel circuit, and a display device are disclosed. The display panel includes sub-pixels and a driver driving the sub-pixels. Each sub-pixel includes: an emission element; a first transistor configured to generate a driving current; a constant current control circuit configured to receive a reference voltage and a bias voltage for setting a value of the driving current and including a first capacitor configured to store a first compensation voltage generated by adding a threshold voltage of the first transistor to a difference between the bias voltage and the reference voltage; and a pulse width control circuit configured to receive a data voltage used to determine an emission duration of the emission element and including a second transistor configured to control a pulse width of the driving current according to the data voltage and a second capacitor configured to store a second compensation voltage corresponding to a threshold voltage of the second transistor.

    Gate driving circuit
    30.
    发明授权

    公开(公告)号:US10789906B2

    公开(公告)日:2020-09-29

    申请号:US15006000

    申请日:2016-01-25

    Abstract: A gate driving circuit includes a plurality of driving stages, wherein an ith (where i is a natural number of 2 or more) driving stage among the plurality of driving stages includes: a output unit outputting an ith output signal including a high voltage generated based on a clock signal in response to a low voltage at a Q-node; a stabilization unit providing the low voltage to the Q-node in response to a switching signal applied to an A-node after the ith output signal is outputted; and an inverter unit outputting the switching signal for controlling the stabilization unit to the A-node.

Patent Agency Ranking