-
21.
公开(公告)号:US20240021427A1
公开(公告)日:2024-01-18
申请号:US18201251
申请日:2023-05-24
Applicant: Samsung Electronics Co., Ltd.
Inventor: Jungmin Park , Hanjin Lim , Jaesoon Lim , Hyungsuk Jung
IPC: H01L21/02 , H01L21/324 , C23C16/04 , C23C16/56
CPC classification number: H01L21/02205 , H01L21/0228 , H01L21/324 , H01L21/022 , C23C16/04 , C23C16/56 , H01L21/02112
Abstract: A method of forming a thin film is provided, the method including: an operation of supplying a precursor to a substrate, to selectively adsorb the precursor to a partial region of a surface of the substrate; an operation of performing a region-selective annealing by irradiating microwaves onto the substrate; and an operation of supplying a reactant to react with the precursor adsorbed on the substrate to form a thin film unit layer, wherein the microwave irradiated onto the substrate induces vibrations in at least a portion of the precursor so that the partial region of the surface of the substrate on which the precursor is adsorbed is locally heated.
-
公开(公告)号:US11764283B2
公开(公告)日:2023-09-19
申请号:US17720198
申请日:2022-04-13
Applicant: Samsung Electronics Co., Ltd.
Inventor: Sunmin Moon , Young-Lim Park , Kyuho Cho , Hanjin Lim
CPC classification number: H01L29/517 , H01L21/76221 , H01L28/90 , H01L29/0649 , H01L29/152 , H01L29/518 , H10B12/033
Abstract: Disclosed is a semiconductor device including a bottom electrode, a dielectric layer, and a top electrode that are sequentially disposed on a substrate. The dielectric layer includes a hafnium oxide layer including hafnium oxide having a tetragonal crystal structure, and an oxidation seed layer including an oxidation seed material. The oxidation seed material has a lattice constant having a lattice mismatch of 6% or less with one of a horizontal lattice constant and a vertical lattice constant of the hafnium oxide having the tetragonal crystal structure.
-
公开(公告)号:US11114541B2
公开(公告)日:2021-09-07
申请号:US17035675
申请日:2020-09-28
Applicant: Samsung Electronics Co., Ltd.
Inventor: Sunmin Moon , Young-Lim Park , Kyuho Cho , Hanjin Lim
IPC: H01L29/51 , H01L21/762 , H01L29/15 , H01L29/06 , H01L27/108 , H01L49/02
Abstract: Disclosed is a semiconductor device including a bottom electrode, a dielectric layer, and a top electrode that are sequentially disposed on a substrate. The dielectric layer includes a hafnium oxide layer including hafnium oxide having a tetragonal crystal structure, and an oxidation seed layer including an oxidation seed material. The oxidation seed material has a lattice constant having a lattice mismatch of 6% or less with one of a horizontal lattice constant and a vertical lattice constant of the hafnium oxide having the tetragonal crystal structure.
-
24.
公开(公告)号:US12199138B2
公开(公告)日:2025-01-14
申请号:US17941688
申请日:2022-09-09
Applicant: Samsung Electronics Co., Ltd.
Inventor: Intak Jeon , Jiye Baek , Hanjin Lim
Abstract: A semiconductor device of the disclosure may include a substrate, a gate structure on the substrate, a capacitor contact structure connected to the substrate, a lower electrode connected to the capacitor contact structure, a supporter supporting a sidewall of the lower electrode, an interfacial layer covering the lower electrode and including a halogen material, a capacitor insulating layer covering the interfacial layer and the supporter, and an upper electrode covering the capacitor insulating layer. The interfacial layer may include a first surface contacting the lower electrode, and a second surface contacting the capacitor insulating layer. The halogen material of the interfacial layer may be closer to the first surface than to the second surface.
-
公开(公告)号:US20240404947A1
公开(公告)日:2024-12-05
申请号:US18673201
申请日:2024-05-23
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Kiseok Lee , Hanjin Lim , Jinwoo Han
IPC: H01L23/528 , H10B12/00
Abstract: A semiconductor device includes: cell transistors stacked in a first direction perpendicular to an upper surface of a base, wherein each cell transistor includes a first source/drain region, a second source/drain region, and a gate electrode, a bit line extending in the first direction and electrically connected to the first source/drain regions; and data storage structures electrically connected to the second source/drain regions, wherein each gate electrode has a line shape extending in a second direction parallel to the upper surface, each data storage structure includes a first electrode, a second electrode, and a dielectric layer between the first and second electrodes, wherein the first electrodes are electrically connected to the second source/drain regions, wherein the second electrodes are stacked and spaced apart from each other in the first direction, and wherein each second electrode includes a line portion having a line shape extending in the second direction.
-
公开(公告)号:US20240357801A1
公开(公告)日:2024-10-24
申请号:US18530342
申请日:2023-12-06
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Hanjin Lim , Jinwoo Han , Kiseok Lee , Keunnam Kim , Seokhan Park , Moonyoung Jeong
CPC classification number: H10B12/482 , H01L29/40111 , H01L29/516 , H10B12/315 , H10B12/488 , H10B12/50
Abstract: A semiconductor memory device includes a bit line extending in a first direction, an active pattern on the bit line, the active pattern including first and second vertical portions facing each other in the first direction and a horizontal portion connecting the first and second vertical portions, first and second word lines on the horizontal portion between the first and second vertical portions, the first and second word lines extending in a second direction crossing the first direction, a gate insulating pattern between the first and second word lines and the active pattern, and a capacitor connected to each of the first and second vertical portions, the capacitor including a first electrode pattern connected to one of the first and second vertical portions, a second electrode pattern on the first electrode pattern, and a ferroelectric pattern between the first electrode pattern and the second electrode pattern.
-
公开(公告)号:US11978704B2
公开(公告)日:2024-05-07
申请号:US16933544
申请日:2020-07-20
Applicant: Samsung Electronics Co., Ltd.
Inventor: Changseok Lee , Hyeonjin Shin , Seongjun Park , Donghyun Im , Hyun Park , Keunwook Shin , Jongmyeong Lee , Hanjin Lim
IPC: H01L23/532
CPC classification number: H01L23/53276 , H01L23/53238 , H01L23/53252 , H01L23/53266 , H01L2924/0002 , H01L2924/0002 , H01L2924/00
Abstract: Example embodiments relate to a wiring structure, a method of forming the same, and an electronic device employing the same. The wiring structure includes a first conductive material layer and a nanocrystalline graphene layer on the first conductive material layer in direct contact with the metal layer.
-
公开(公告)号:US20240090200A1
公开(公告)日:2024-03-14
申请号:US18326145
申请日:2023-05-31
Applicant: Samsung Electronics Co., Ltd.
Inventor: Hanjin Lim , Jungmin Park
IPC: H10B12/00
CPC classification number: H10B12/315 , H10B12/34
Abstract: An integrated circuit device includes a transistor on a substrate and a capacitor structure electrically connected to the transistor, wherein the capacitor structure includes a first electrode including a first conductive material having a first work function, a dielectric layer on the first electrode, the dielectric layer including first metal, a second electrode on the first electrode with the dielectric layer therebetween and including a second conductive material having a second work function that is less than the first work function, and an interfacial layer between the dielectric layer and the second electrode, where an electrical energy barrier between the second electrode and the dielectric layer is increased by the interfacial layer relative to that of a direct interface therebetween.
-
公开(公告)号:US20230363142A1
公开(公告)日:2023-11-09
申请号:US18130769
申请日:2023-04-04
Applicant: Samsung Electronics Co., Ltd.
Inventor: Intak Jeon , Hanjin Lim , Hyungsuk Jung
IPC: H10B12/00
CPC classification number: H10B12/31 , H10B12/033
Abstract: A semiconductor memory device includes an interlayer insulating layer, a plurality of first contact pads embedded in the interlayer insulating layer, a plurality of first work function adjustment patterns embedded in the interlayer insulating layer and disposed on the plurality of first contact pads, and a plurality of lower electrodes disposed on the plurality of first work function adjustment patterns.
-
公开(公告)号:US20230290810A1
公开(公告)日:2023-09-14
申请号:US18050967
申请日:2022-10-28
Applicant: SAMSUNG ELECTRONICS CO, LTD.
Inventor: JUNGMIN PARK , Hanjin Lim , Hyungsuk JUNG
IPC: H01L21/02
CPC classification number: H01L28/56 , H01L27/11507 , H01L27/11504
Abstract: A semiconductor device includes a capacitor structure. The capacitor structure includes a bottom electrode, a dielectric layer, and a top electrode that are sequentially stacked in a first direction. The dielectric layer includes first dielectric layers and second dielectric layers interposed between the bottom electrode and the top electrode and are that are alternately stacked in the first direction. The first dielectric layers include a ferroelectric material, and the second dielectric layers include an anti-ferroelectric material. A lowermost second dielectric layer is interposed between a lowermost first dielectric layer and the bottom electrode, and an uppermost second dielectric layer is interposed between an uppermost first dielectric layer and the top electrode.
-
-
-
-
-
-
-
-
-