知搜-全球专利检索

  1. Login
  2. Sign Up

Search Results

30 records (took 0.019 seconds)

    Dynamic Adjustment Of Speed of Memory
    11.
    发明申请
    Dynamic Adjustment Of Speed of Memory 审中-公开
    内存速度的动态调整

    公开(公告)号：US20160110132A1

    公开(公告)日：2016-04-21

    申请号：US14967244

    申请日：2015-12-11

    Applicant: MediaTek Inc.

    Inventor： Chun-Hang Wei ,  Hung-Lin Chou ,  Nicholas Ching Hui Tang ,  Jia-Ming Chen

    IPC: G06F3/06

    CPC classification number: G06F13/1668 ,  Y02D10/14

    Abstract: A technique, as well as select implementations thereof, pertaining to dynamic adjustment of speed of memory is described. The technique may involve obtaining information indicative of memory transactions associated with a memory device from an external memory interface coupled to the memory device. The technique may also involve determining a runtime bandwidth of the memory device according to the memory transactions. The technique may further involve comparing the runtime bandwidth of the memory device to at least one threshold bandwidth. The technique may additionally involve adjusting the speed of the memory device according to a result of the comparing.

    Abstract translation: 描述了与存储器速度的动态调整有关的技术及其选择实现。 该技术可以涉及从耦合到存储器件的外部存储器接口获得指示与存储器件相关联的存储器事务的信息。 该技术还可以涉及根据存储器事务来确定存储器设备的运行时带宽。 该技术还可以包括将存储器件的运行时带宽与至少一个阈值带宽进行比较。 该技术可以另外包括根据比较的结果调整存储器件的速度。

    THERMAL-AWARE TASK SCHEDULING
    13.
    发明申请
    THERMAL-AWARE TASK SCHEDULING 有权

    公开(公告)号：US20220300324A1

    公开(公告)日：2022-09-22

    申请号：US17524086

    申请日：2021-11-11

    Applicant: MediaTek Inc.

    Inventor： Ya-Ting Chang ,  Chih Fu Tsai ,  Tai Yu Chen ,  Jia-Ming Chen ,  Shun-Yao Yang ,  Ta-Chang Liao ,  Shengquan Wu ,  Yu-Chia Chang

    IPC: G06F9/48 ,  G06F11/30

    Abstract: A multi-processor system performs thermal-aware task scheduling and task migration. Based on temperature measurements, the system determines one or more thermal conditions of each processor. The thermal conditions include a present temperature, a historical temperature, a predicted temperature, and thermal headroom of the processor. A scheduler identifies a target processor among the processors based on, at least in part, the one or more thermal conditions of each processor, and assigns a task to be executed by the target processor. For task migration, the system detects that a source processor satisfies a task migration criterion by comparing one or more of the thermal conditions of the source processor with corresponding thresholds. The scheduler identifies a target processor based on, at least in part, one or more of the thermal conditions of each processor, and migrates a task from the source processor to the target processor for execution.

    Method and apparatus for performing task-level cache management in electronic device
    14.
    发明授权
    Method and apparatus for performing task-level cache management in electronic device 有权

    公开(公告)号：US10509727B1

    公开(公告)日：2019-12-17

    申请号：US16125780

    申请日：2018-09-10

    Applicant: MEDIATEK INC.

    Inventor： Sheng-Ju Wei ,  Jia-Ming Chen ,  I-Cheng Cheng ,  Shun-Chieh Chang

    IPC: G06F12/00 ,  G06F12/0888 ,  G06F12/0875

    Abstract: A method and an apparatus for performing task-level cache management in an electronic device are provided. The method may be applied to a processing circuit of the electronic device, and may include: before a task of a plurality of tasks runs on a processor core, performing at least one checking operation on the task to generate at least one checking result, wherein the at least one checking result indicates whether the task is a risky task with risk of evicting cached data of an urgent task from a cache, and the cache is dedicated to a set of processor cores including the processor core; and according to the at least one checking result, determining whether to temporarily limit cache access permission of the processor core during a time period in which the task runs on the processor core, for preventing cache eviction of the cache due to the task.

    Adaptive optimization of low power strategies
    15.
    发明授权
    Adaptive optimization of low power strategies 有权

    公开(公告)号：US10345887B2

    公开(公告)日：2019-07-09

    申请号：US15148031

    申请日：2016-05-06

    Applicant: MEDIATEK INC.

    Inventor： Kuo-SU Hsiao ,  Yen-Lin Lee ,  Shih-Yen Chiu ,  Jia-Ming Chen ,  Mark Shane Peng ,  Ya-Ting Chang

    IPC: G06F1/32 ,  G06F1/3287 ,  G06F1/324 ,  G06F1/329 ,  G06F1/3296 ,  G06F1/20 ,  G06F1/3206 ,  G06F1/3228 ,  G06F1/3234 ,  G06F1/3293

    Abstract: Methods and apparatus are provided for adaptive optimization of low-power strategies. In one novel aspect, the device monitors one or more thermal-performance parameters and determines a plurality of operation scenarios for a plurality of corresponding low-power policies. Based on corresponding operation scenarios, the device selects corresponding low-power policy. The device applies different low-power strategy for temperature control based on low-power policies. Different low-power policy is applied to different low-power techniques, such as the DVFS, the CPU hot-plug, and the task migration. In another novel aspect, the device obtains one or more user-defined policy for each corresponding low-power technique. The selection of each low-power policy is further based on its corresponding user-defined policy. In one embodiment, the user-defined DVFS policy includes power policy, performance policy, and DVFS-balanced policy. The user-defined CPU hot-plug policy includes conservative policy, aggressive policy, and hot-plug-balanced policy. The user-defined task-migration policy includes performance policy, and task-migration-balanced policy.

    Method for performing processor resource allocation in an electronic device, and associated apparatus
    16.
    发明授权
    Method for performing processor resource allocation in an electronic device, and associated apparatus 有权

    公开(公告)号：US10055259B2

    公开(公告)日：2018-08-21

    申请号：US14967387

    申请日：2015-12-14

    Applicant: MEDIATEK INC.

    Inventor： Tzu-Jen Lo ,  Yu-Ming Lin ,  Jia-Ming Chen ,  Ya-Ting Chang ,  Nicholas Ching Hui Tang ,  Yin Chen ,  Hung-Lin Chou

    IPC: G06F9/46 ,  G06F9/50

    CPC classification number: G06F9/505 ,  G06F9/46

    Abstract: A method for performing processor resource allocation in an electronic device is provided, where the method may include the steps of: obtaining task-related information to determine whether a task of a plurality of tasks is a heavy task (e.g. the heavy task may correspond to heavier loading than others of the plurality of tasks), to selectively utilize a specific processor core within a plurality of processor cores to perform the task, and determining whether at least one scenario task exists within others of the plurality of tasks, to selectively determine according to application requirements a minimum processor core count and a minimum operating frequency for performing the at least one scenario task; and performing processor resource allocation according to a power table and system loading, to perform any remaining portion of the plurality of tasks. An apparatus for performing processor resource allocation according to the above method is provided.

    EFFICIENT ON-DEMAND CONTENT-BASED MEMORY SHARING
    18.
    发明申请
    EFFICIENT ON-DEMAND CONTENT-BASED MEMORY SHARING 审中-公开

    公开(公告)号：US20170153839A1

    公开(公告)日：2017-06-01

    申请号：US15191758

    申请日：2016-06-24

    Applicant: MediaTek Inc.

    Inventor： Chi-Jen Hung ,  Chung-Jung Lee ,  Nicholas Ching Hui Tang ,  Jia-Ming Chen

    IPC: G06F3/06

    CPC classification number: G06F3/0641 ,  G06F3/0608 ,  G06F3/0647 ,  G06F3/0683

    Abstract: An efficient, on-demand, content-based memory sharing method is performed by a system. The method begins when an event is detected. The system predicts a merge gain based on a current number of candidate pages in the memory, a current number of merged pages, and a merge ratio which represents a merged-to-candidate page ratio. In response to a determination that the merge gain is greater than a threshold, the system performs a scan and merge operation to merge a set of the candidate pages, which have a same content and have not been merged, into a single page having the same content.

    TASK SCHEDULING METHOD FOR DISPATCHING TASKS BASED ON COMPUTING POWER OF DIFFERENT PROCESSOR CORES IN HETEROGENEOUS MULTI-CORE PROCESSOR SYSTEM AND RELATED NON-TRANSITORY COMPUTER READABLE MEDIUM
    19.
    发明申请
    TASK SCHEDULING METHOD FOR DISPATCHING TASKS BASED ON COMPUTING POWER OF DIFFERENT PROCESSOR CORES IN HETEROGENEOUS MULTI-CORE PROCESSOR SYSTEM AND RELATED NON-TRANSITORY COMPUTER READABLE MEDIUM 有权
    基于异构多核处理器系统中不同处理器的计算能力分配任务的任务调度方法及相关非终端计算机可读介质

    公开(公告)号：US20150121388A1

    公开(公告)日：2015-04-30

    申请号：US14516566

    申请日：2014-10-16

    Applicant: MEDIATEK INC.

    Inventor： Ya-Ting Chang ,  Jia-Ming Chen ,  Yu-Ming Lin ,  Yin Chen ,  Hung-Lin Chou ,  Yeh-Ji Chou ,  Shou-Wen Ho

    IPC: G06F9/48 ,  G06F9/54

    CPC classification number: G06F9/4881 ,  G06F9/52 ,  G06F2209/483 ,  G06F2209/501

    Abstract: A task scheduling method is applied to a heterogeneous multi-core processor system. The heterogeneous multi-core processor system has at least one first processor core and at least one second processor core. The task scheduling method includes: referring to task priorities of tasks of the heterogeneous processor cores to identify at least one first task of the tasks that belongs to a first priority task group, wherein each first task belonging to the first priority task group has a task priority not lower than task priorities of other tasks not belonging to the first priority task group; and dispatching at least one of the at least one first task to at least one run queue of at least one of the at least one first processor core.

    Abstract translation: 任务调度方法应用于异构多​​核处理器系统。 异构多核处理器系统具有至少一个第一处理器核心和至少一个第二处理器核心。 任务调度方法包括：参考异构处理器核的任务的任务优先级，以识别属于第一优先级任务组的任务的至少一个第一任务，其中属于第一优先级任务组的每个第一任务具有任务 优先级不低于不属于第一优先级任务组的其他任务的任务优先级; 以及将所述至少一个第一任务中的至少一个调度到所述至少一个第一处理器核心中的至少一个的至少一个运行队列。

Patent Agency Ranking