知搜-全球专利检索

  1. Login
  2. Sign Up

Search Results

44 records (took 0.024 seconds)

    SHARING HIGH SPEED SERIAL INTERCONNECTS FOR DIFFERENT PROTOCOLS
    1.
    发明公开
    SHARING HIGH SPEED SERIAL INTERCONNECTS FOR DIFFERENT PROTOCOLS 审中-公开

    公开(公告)号：US20230409509A1

    公开(公告)日：2023-12-21

    申请号：US17845717

    申请日：2022-06-21

    Applicant: Cornami, Inc.

    Inventor： Fazal Abbas ,  Paul L. Master

    IPC: G06F13/42

    CPC classification number: G06F13/4282 ,  G06F2213/0008 ,  G06F2213/0026

    Abstract: A system and method to allocate serial interconnection lanes on a die to multiple communication protocols is disclosed. The die has at least one processing core. The die incudes a first communication subsystem including a controller, a protocol coding sublayer (PCS) for interchanging data, and a data interface coupled to the core. The die includes a second communication subsystem including a controller, a PCS for interchanging data, and a data interface coupled to the core. A mode input selects at least one of the first or second communication protocol. A data router has an input coupled to the PCS of the first communication subsystem and an input coupled to the PCS of the second communication subsystem. The data router has an output coupled to the set of serial interconnection lanes, and a selection input coupled to the mode input to allocate some of the lanes for the selected protocol.

    Network DMA method
    5.
    发明授权
    Network DMA method 失效
    网络DMA方式

    公开(公告)号：US06775693B1

    公开(公告)日：2004-08-10

    申请号：US09539229

    申请日：2000-03-30

    Applicant: Stephen L. Adams

    Inventor： Stephen L. Adams

    IPC: G06F1300

    CPC classification number: G06F13/28 ,  G06F2213/0008 ,  H04L49/90 ,  H04L69/324

    Abstract: The invention blends Fiber Channel (“FC”) hardware with networking software to produce a network that allows network data to be transferred via direct memory access (“DMA”) between two application buffers in computers separated by a network. During boot up, the FC network interface card (“NIC”) drivers specify MTUs greater or equal to the segment size to the operating system so that data are not segmented into smaller datagrams during a network data write. During the network write, a first FC NIC sets up the send end of the DMA and sends the network headers of the data to a second FC NIC. The second FC NIC passes the network headers up through the protocol stack. The protocol stack locates and passes the application buffer address to the second FC NIC. The second FC NIC sets up the receive end of the DMA and sends a signal to the first FC NIC to start a buffer-to-buffer DMA transfer of the data. At the end of the buffer-to-buffer DMA transfer, the first FC NIC sends a signal to the second FC NIC indicating the status of the transfer. The first and second FC NICs may treat the entire data transfer as a Small Computer System Interface (“SCSI”) disk transaction and use existing SCSI Assist Hardware to reduce the involvement of the host software.

    Abstract translation: 本发明将光纤通道（“FC”）硬件与网络软件相结合，以产生网络，允许网络数据通过由网络分离的计算机中的两个应用程序缓冲区之间的直接存储器访问（“DMA”）进行传输。 在启动过程中，FC网络接口卡（“NIC”）驱动程序为操作系统指定大于或等于段大小的MTU，以便在网络数据写入期间数据不会分段成较小的数据报。 在网络写入期间，第一个FC NIC设置DMA的发送端，并将数据的网络头部发送到第二个FC NIC。 第二个FC NIC通过协议栈传递网络头。 协议栈定位并将应用程序缓冲区地址传递给第二个FC NIC。 第二个FC NIC设置DMA的接收端，并向第一个FC NIC发送一个信号，以启动数据的缓冲区到缓冲区DMA传输。 在缓冲区到缓冲区DMA传输结束时，第一个FC NIC向第二个FC NIC发送一个信号，指示传输的状态。 第一个和第二个FC NIC可以将整个数据传输视为小型计算机系统接口（“SCSI”）磁盘事务，并使用现有的SCSI Assist硬件来减少主机软件的参与。

    SHARING HIGH SPEED SERIAL INTERCONNECTS FOR DIFFERENT PROTOCOLS
    6.
    发明公开
    SHARING HIGH SPEED SERIAL INTERCONNECTS FOR DIFFERENT PROTOCOLS 审中-公开

    公开(公告)号：US20240354276A1

    公开(公告)日：2024-10-24

    申请号：US18760926

    申请日：2024-07-01

    Applicant: Cornami, Inc.

    Inventor： Fazal Abbas ,  Paul L. Master

    IPC: G06F13/42

    CPC classification number: G06F13/4282 ,  G06F2213/0008 ,  G06F2213/0026

    Abstract: A system and method to allocate serial interconnection lanes on a die to multiple communication protocols is disclosed. The die has at least one processing core. The die incudes a first communication subsystem including a controller, a protocol coding sublayer (PCS) for interchanging data, and a data interface coupled to the core. The die includes a second communication subsystem including a controller, a PCS for interchanging data, and a data interface coupled to the core. A mode input selects at least one of the first or second communication protocol. A data router has an input coupled to the PCS of the first communication subsystem and an input coupled to the PCS of the second communication subsystem. The data router has an output coupled to the set of serial interconnection lanes, and a selection input coupled to the mode input to allocate some of the lanes for the selected protocol.

Patent Agency Ranking