-
公开(公告)号:US20240332086A1
公开(公告)日:2024-10-03
申请号:US18739261
申请日:2024-06-10
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Yi-Fan Li , Po-Ching Su , Yu-Fu Wang , Min-Hua Tsai , Ti-Bin Chen , Chih-Chiang Wu , Tzu-Chin Wu
IPC: H01L21/8234 , H01L29/423 , H01L29/78
CPC classification number: H01L21/823437 , H01L21/823462 , H01L21/823481 , H01L29/4232 , H01L29/78
Abstract: A method for fabricating a semiconductor device includes the steps of forming a metal gate on a substrate, a spacer around the metal gate, and a first interlayer dielectric (ILD) layer around the spacer, performing a plasma treatment process to transform the spacer into a first bottom portion and a first top portion, performing a cleaning process to remove the first top portion, and forming a second ILD layer on the metal gate and the first ILD layer.
-
公开(公告)号:US12040234B2
公开(公告)日:2024-07-16
申请号:US17393387
申请日:2021-08-03
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Yi-Fan Li , Po-Ching Su , Yu-Fu Wang , Min-Hua Tsai , Ti-Bin Chen , Chih-Chiang Wu , Tzu-Chin Wu
IPC: H01L29/49 , H01L21/8234 , H01L29/423 , H01L29/78
CPC classification number: H01L21/823437 , H01L21/823462 , H01L21/823481 , H01L29/4232 , H01L29/78
Abstract: A method for fabricating a semiconductor device includes the steps of forming a metal gate on a substrate, a spacer around the metal gate, and a first interlayer dielectric (ILD) layer around the spacer, performing a plasma treatment process to transform the spacer into a first bottom portion and a first top portion, performing a cleaning process to remove the first top portion, and forming a second ILD layer on the metal gate and the first ILD layer.
-
公开(公告)号:US20240332087A1
公开(公告)日:2024-10-03
申请号:US18739286
申请日:2024-06-10
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Yi-Fan Li , Po-Ching Su , Yu-Fu Wang , Min-Hua Tsai , Ti-Bin Chen , Chih-Chiang Wu , Tzu-Chin Wu
IPC: H01L21/8234 , H01L29/423 , H01L29/78
CPC classification number: H01L21/823437 , H01L21/823462 , H01L21/823481 , H01L29/4232 , H01L29/78
Abstract: A method for fabricating a semiconductor device includes the steps of forming a metal gate on a substrate, a spacer around the metal gate, and a first interlayer dielectric (ILD) layer around the spacer, performing a plasma treatment process to transform the spacer into a first bottom portion and a first top portion, performing a cleaning process to remove the first top portion, and forming a second ILD layer on the metal gate and the first ILD layer.
-
公开(公告)号:US20230005795A1
公开(公告)日:2023-01-05
申请号:US17393387
申请日:2021-08-03
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Yi-Fan Li , Po-Ching Su , Yu-Fu Wang , Min-Hua Tsai , Ti-Bin Chen , Chih-Chiang Wu , Tzu-Chin Wu
IPC: H01L21/8234 , H01L29/78 , H01L29/423
Abstract: A method for fabricating a semiconductor device includes the steps of forming a metal gate on a substrate, a spacer around the metal gate, and a first interlayer dielectric (ILD) layer around the spacer, performing a plasma treatment process to transform the spacer into a first bottom portion and a first top portion, performing a cleaning process to remove the first top portion, and forming a second ILD layer on the metal gate and the first ILD layer.
-
-
-