-
公开(公告)号:US20180261601A1
公开(公告)日:2018-09-13
申请号:US15974943
申请日:2018-05-09
Applicant: Samsung Electronics Co., Ltd.
Inventor: Nam-Gun KIM , Joonkyu Rhee , Ji-Hye Lee , Chanmi Lee , Taeseop Choi
IPC: H01L27/108 , H01L21/768
CPC classification number: H01L27/10814 , H01L21/7682 , H01L21/76897 , H01L27/10823 , H01L27/10855 , H01L27/10885 , H01L27/10888
Abstract: Example embodiments relate to a semiconductor device. The semiconductor device includes a substrate including an active region extending in a first direction, a plurality of bit lines running across the active region in a second direction crossing the first direction, a first spacer on a sidewall of the bit line, and a storage node contact on the active region between adjacent bit lines. The first spacer includes a first part between the storage node contact and the bit line, a second part between the first part and the storage node contact, and a third part between the first and second parts. A minimum vertical thickness of the first part is greater than a maximum vertical thickness of the third part. The maximum vertical thickness of the third part is greater than a maximum vertical thickness of the second part.
-
公开(公告)号:US20180033637A1
公开(公告)日:2018-02-01
申请号:US15443370
申请日:2017-02-27
Applicant: Samsung Electronics Co., Ltd.
Inventor: Nam-Gun KIM , Sangmin LEE , Sinhae DO , Seok-Won CHO , Taeseop CHOI , Kon HA
IPC: H01L21/311 , H01L21/033 , G03F7/20 , H01L21/308
CPC classification number: H01L21/31116 , G03F7/70033 , H01L21/0332 , H01L21/3081 , H01L21/31144 , H01L27/10894
Abstract: Example embodiments relate to a method for fabricating a semiconductor device. The method for fabricating a semiconductor device includes stacking on a substrate an etching target layer, a first mask layer, and a photoresist layer, irradiating extreme ultraviolet (EUV) radiation on the photoresist layer to form a photoresist pattern, patterning the first mask layer to form a first mask pattern using the photoresist pattern as an etching mask, and patterning the etching target layer to form a target pattern using the first mask pattern as an etching mask. The first mask layer includes at least one of a silicon layer and a titanium oxide layer.
-
公开(公告)号:US20170294439A1
公开(公告)日:2017-10-12
申请号:US15433199
申请日:2017-02-15
Applicant: Samsung Electronics Co., Ltd.
Inventor: Nam-Gun KIM , Chanmi Lee , Joonkyu Rhee , Ji-Hye Lee , Taeseop Choi
IPC: H01L27/108
CPC classification number: H01L27/10805 , H01L27/10814 , H01L27/10823 , H01L27/10852 , H01L27/10876 , H01L27/10882 , H01L27/10885 , H01L27/228 , H01L27/2436
Abstract: Semiconductor devices and method of manufacturing the same are provided. The devices may include a substrate including a first impurity region and second impurity regions spaced apart from the first impurity region and a conductive line. The conductive line may extend in a first direction and may be electrically connected to the first impurity region. The devices may also include first conductive contacts on a side of the conductive line and arranged in the first direction and first insulation patterns on the side of the conductive line and arranged in the first direction. The first conductive contacts may be electrically connected to the second impurity regions. The first conductive contacts and the first insulation patterns may be alternately disposed along the first direction. Top surfaces of the first insulation patterns may be lower than a top surface of the conductive line relative to an upper surface of the substrate.
-
公开(公告)号:US20190287975A1
公开(公告)日:2019-09-19
申请号:US16422054
申请日:2019-05-24
Applicant: Samsung Electronics Co., Ltd.
Inventor: Nam-Gun KIM , Joonkyu RHEE , Ji-Hye Lee , Chanmi LEE , Taeseop CHOI
IPC: H01L27/108
Abstract: Example embodiments relate to a semiconductor device. The semiconductor device includes a substrate including an active region extending in a first direction, a plurality of bit lines running across the active region in a second direction crossing the first direction, a first spacer on a sidewall of the bit line, and a storage node contact on the active region between adjacent bit lines. The first spacer includes a first part between the storage node contact and the bit line, a second part between the first part and the storage node contact, and a third part between the first and second parts. A minimum vertical thickness of the first part is greater than a maximum vertical thickness of the third part. The maximum vertical thickness of the third part is greater than a maximum vertical thickness of the second part.
-
公开(公告)号:US20180102260A1
公开(公告)日:2018-04-12
申请号:US15700491
申请日:2017-09-11
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Sun-Hye HWANG , Youn-Joung CHO , Won-Woong CHUNG , Nam-Gun KIM , Kong-Soo LEE , Badro IM , Yoon-Chul CHO
IPC: H01L21/3213 , H01L21/311
CPC classification number: H01L21/32139 , C23C16/0272 , C23C16/04 , C23C16/24 , H01L21/0332 , H01L21/0337 , H01L21/3086 , H01L21/31144 , H01L21/32055 , H01L27/10885
Abstract: A method of forming a pattern includes forming an etch target layer on a substrate, forming sacrificial patterns on the etch target layer, the sacrificial patterns including a carbon-containing material, providing a silicon-sulfur compound or a sulfur-containing gas onto the sacrificial patterns to form a seed layer, providing a silicon precursor onto the seed layer to form silicon-containing mask patterns, and at least partially etching the etch target layer using the mask patterns.
-
公开(公告)号:US20170271340A1
公开(公告)日:2017-09-21
申请号:US15405808
申请日:2017-01-13
Applicant: Samsung Electronics Co., Ltd.
Inventor: Nam-Gun KIM , Joonkyu RHEE , Ji-Hye LEE , Chanmi LEE , Taeseop CHOI
IPC: H01L27/108 , H01L23/532 , H01L21/768 , H01L23/528
CPC classification number: H01L27/10814 , H01L21/7682 , H01L27/10823 , H01L27/10855 , H01L27/10885 , H01L27/10888
Abstract: Example embodiments relate to a semiconductor device. The semiconductor device includes a substrate including an active region extending in a first direction, a plurality of bit lines running across the active region in a second direction crossing the first direction, a first spacer on a sidewall of the bit line, and a storage node contact on the active region between adjacent bit lines. The first spacer includes a first part between the storage node contact and the bit line, a second part between the first part and the storage node contact, and a third part between the first and second parts. A minimum vertical thickness of the first part is greater than a maximum vertical thickness of the third part. The maximum vertical thickness of the third part is greater than a maximum vertical thickness of the second part.
-
-
-
-
-