-
公开(公告)号：US20130223123A1
公开(公告)日：2013-08-29
申请号：US13772895
申请日：2013-02-21
Applicant: Samsung Electronics Co., Ltd.
Inventor： Jaejun Lee , Bo-Ra Kim , Jeonghoon Baek
IPC: G11C5/06
CPC classification number: G11C5/06 , G11C7/1045 , G11C7/1057 , G11C7/1084
Abstract: A memory system includes a plurality of memory devices on a printed circuit board, each of the memory devices including a plurality of external pads; a plurality of connection terminals formed on the printed circuit board, and electrically connected to respective ones of the external pads; and a plurality of signal lines formed on the printed circuit board to connect the connection terminals with the external pads, each of the signal lines between a corresponding connection terminal and a corresponding external pad and having a length. The plurality of memory devices are arranged at different distances from the plurality of connection terminals, and each signal line that connects a connection terminal to an external pad of a memory device either is connected to or does not connect a stub resistor depending on a length of the line.
Abstract translation: 存储器系统包括在印刷电路板上的多个存储器件，每个存储器件包括多个外部焊盘; 形成在印刷电路板上的多个连接端子，并且电连接到相应的外部焊盘; 以及形成在印刷电路板上以将连接端子与外部焊盘连接的多条信号线，每条信号线在对应的连接端子和对应的外部焊盘之间并具有一定的长度。 多个存储器件布置在与多个连接端子不同的距离处，并且将连接端子与存储器件的外部焊盘连接的每个信号线都连接到或不连接短截止电阻器，这取决于长度 线。
-
2.发明授权公开(公告)号：US09748953B2
公开(公告)日：2017-08-29
申请号：US15202839
申请日：2016-07-06
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor： Jae-Jun Lee , Do-Hyung Kim , Yong-Jin Kim , Bo-Ra Kim , Jeong-Hoon Baek , Kwang-Seop Kim , Da-Ae Heo
CPC classification number: H03K19/0005 , G11C5/04 , G11C7/00
Abstract: A memory module includes a command/address (CA) register, memory devices, and a module resistor unit mounted on a circuit board. The centrally disposed CA register drive the memory devices one or more internal CA signal(s) to arrangements of memory devices using multiple CA transmission lines, wherein the multiple internal CA transmission lines are commonly terminated in the module resistor unit.
-
公开(公告)号：US08929119B2
公开(公告)日：2015-01-06
申请号：US13772895
申请日：2013-02-21
Applicant: Samsung Electronics Co., Ltd.
Inventor： Jaejun Lee , Bo-Ra Kim , Jeonghoon Baek
CPC classification number: G11C5/06 , G11C7/1045 , G11C7/1057 , G11C7/1084
Abstract: A memory system includes a plurality of memory devices on a printed circuit board, each of the memory devices including a plurality of external pads; a plurality of connection terminals formed on the printed circuit board, and electrically connected to respective ones of the external pads; and a plurality of signal lines formed on the printed circuit board to connect the connection terminals with the external pads, each of the signal lines between a corresponding connection terminal and a corresponding external pad and having a length. The plurality of memory devices are arranged at different distances from the plurality of connection terminals, and each signal line that connects a connection terminal to an external pad of a memory device either is connected to or does not connect a stub resistor depending on a length of the line.
Abstract translation: 存储器系统包括在印刷电路板上的多个存储器件，每个存储器件包括多个外部焊盘; 形成在印刷电路板上的多个连接端子，并且电连接到相应的外部焊盘; 以及形成在印刷电路板上以将连接端子与外部焊盘连接的多条信号线，每条信号线在对应的连接端子和对应的外部焊盘之间并具有一定的长度。 多个存储器件布置在与多个连接端子不同的距离处，并且将连接端子与存储器件的外部焊盘连接的每个信号线都连接到或不连接短截止电阻器，这取决于长度 线。
-
-
Search Results
3
records
(took 0.035 seconds)
