知搜-全球专利检索

  1. Login
  2. Sign Up

Search Results

12 records (took 0.019 seconds)

    Authentication device, authentication method, program, and signature generation device
    3.
    发明授权
    Authentication device, authentication method, program, and signature generation device 有权
    认证设备，认证方法，程序和签名生成设备

    公开(公告)号：US08959355B2

    公开(公告)日：2015-02-17

    申请号：US13934946

    申请日：2013-07-03

    Applicant: Sony Corporation

    Inventor： Koichi Sakumoto ,  Taizo Shirai ,  Harunaga Hiwatari

    IPC: H04L9/00 ,  H04L9/32 ,  H04L9/30

    CPC classification number: H04L9/321 ,  H04L9/3093 ,  H04L9/3221 ,  H04L9/3255

    Abstract: Provided is an authentication device including a key setting unit for setting sεKn to a secret key and setting a multi-order polynomial fi(xl, . . . , xn) (i=1 to m) on a ring K and yi=fi(s) to a public key, a message transmission unit for transmitting a message c to a verifier, a verification pattern reception unit for receiving information on one verification pattern selected by the verifier from k (k≧3) verification patterns for one message c, and a response transmission unit for transmitting, to the verifier, response information, among k types of response information, corresponding to the information on the verification pattern received by the verification pattern reception unit, where the response information is information that enables calculation of the secret key s in a case all of the k verification patterns for the message c performed by using the k types of response information have been successful.

    Abstract translation: 提供了一种认证装置，其包括用于将密钥设置为密钥的密钥设置单元，并且在环K上设置多阶多项式fi（x1，...，xn）（i = 1至m），并且yi = 用于向验证者发送消息c的消息发送单元，用于从一个消息的k（k≥3）个验证模式接收由验证者选择的一个验证模式的信息的验证模式接收单元 c和响应发送单元，用于向所述验证者发送与所述验证模式接收单元接收到的关于所述验证​​模式的信息对应的k种类型的响应信息中的响应信息，其中所述响应信息是能够计算 在通过使用k种类型的响应信息执行的用于消息c的所有k个验证模式的情况下的秘密密钥已经成功。

    Verifier and prover have an authentication protocol with challenge-response with the challenge from prover having identification of the verifier
    5.
    发明授权
    Verifier and prover have an authentication protocol with challenge-response with the challenge from prover having identification of the verifier 有权
    验证者和证明者具有挑战响应的认证协议，来自具有验证者标识的证明者的挑战

    公开(公告)号：US09516007B2

    公开(公告)日：2016-12-06

    申请号：US14372530

    申请日：2013-10-10

    Applicant: SONY CORPORATION

    Inventor： Harunaga Hiwatari ,  Koichi Sakumoto ,  Taizo Shirai

    IPC: G06F21/31 ,  H04L29/06 ,  H04L9/32 ,  H04L9/30 ,  H04L12/24

    CPC classification number: H04L63/08 ,  H04L9/3093 ,  H04L9/3218 ,  H04L9/3271

    Abstract: An information processing apparatus including a memory and one or more processors coupled to the memory and configured to transmit commitment information, including identification information of a verification processing apparatus, to the verification processing apparatus, receive first challenge information from the verification processing apparatus, generate second challenge information including the identification information based on the received first challenge information, generate response information, used for the verification processing apparatus to execute a process related to verification of the information processing apparatus, based on the generated second challenge information, and transmit the response information to the verification processing apparatus.

    Abstract translation: 一种信息处理设备，包括存储器和耦合到存储器并被配置为向验证处理设备发送包括验证处理设备的识别信息的承诺信息的一个或多个处理器，从验证处理设备接收第一挑战信息，生成第二 基于所接收到的第一挑战信息的识别信息的询问信息，生成用于验证处理装置的响应信息，以执行与所述信息处理装置的验证有关的处理，基于所生成的第二询问信息，并发送响应信息 到验证处理设备。

    ARITHMETIC OPERATION DEVICE, CONTROL METHOD, AND PROGRAM
    8.
    发明申请
    ARITHMETIC OPERATION DEVICE, CONTROL METHOD, AND PROGRAM 有权
    算术运算装置，控制方法和程序

    公开(公告)号：US20140365546A1

    公开(公告)日：2014-12-11

    申请号：US14366129

    申请日：2013-02-15

    Applicant: SONY CORPORATION

    Inventor： Harunaga Hiwatari ,  Toru Akishita

    IPC: G06F5/01

    CPC classification number: G06F5/01 ,  G06F7/544 ,  G06F7/552 ,  H04L9/3093 ,  H04L9/3221 ,  H04L9/3247 ,  H04L2209/125

    Abstract: Provided is an arithmetic operation device including a plurality of shift registers each constituted by first to (N+1)th registers and a control unit configured to cause the shift registers to move stored values. The control unit causes the stored values to be output from a predetermined pair of registers constituting the first shift register while causing the stored values to move so that all combinations of a pair of stored values selectable from the stored values are output, and causes the stored values to be output from a predetermined pair of registers constituting the other shift register while causing the stored values to move.

    Abstract translation: 提供了一种算术运算装置，包括由第一至第（N + 1）个寄存器构成的多个移位寄存器和被配置为使移位寄存器移动存储值的控制单元。 控制单元使得存储的值从构成第一移位寄存器的预定寄存器对输出，同时使存储的值移动，从而输出从存储值可选择的一对存储值的所有组合，并且使存储的值 从构成另一移位寄存器的预定寄存器组输出值，同时使存储的值移动。

    Encryption device, encryption method, decryption device, and decryption method
    9.
    发明授权
    Encryption device, encryption method, decryption device, and decryption method 有权

    公开(公告)号：US11269993B2

    公开(公告)日：2022-03-08

    申请号：US16636169

    申请日：2018-05-28

    Applicant: SONY CORPORATION ,  TECHNICAL UNIVERSITY OF DENMARK

    Inventor： Takanori Isobe ,  Harunaga Hiwatari ,  Andrey Bogdanov

    IPC: G06F21/54 ,  G06F7/58 ,  G06F21/55 ,  G06F21/60 ,  G06F21/82

    Abstract: There is provided an encryption device that is secure against a side channel attack, and can suppress a processing load. The encryption device includes a data encryption part in which at least part of a plurality of round functions for successively performing encryption processing on an input value is tabulated to be encrypted using a white-box model in which input/output values of the round function is able to be recognized from the outside. Each of the round functions includes a tabulated encryption function for encrypting an input value using a black-box model in which the input/output values are able to be recognized from the outside and an intermediate value is not able to be recognized from the outside, and the encryption function is updated with a random number.

    Encryption device, encryption method, decryption device and decryption method
    10.
    发明授权
    Encryption device, encryption method, decryption device and decryption method 有权

    公开(公告)号：US11153068B2

    公开(公告)日：2021-10-19

    申请号：US16086505

    申请日：2017-05-11

    Applicant: SONY CORPORATION

    Inventor： Takanori Isobe ,  Harunaga Hiwatari ,  Kyoji Shibutani

    IPC: H04L9/06 ,  G09C1/00 ,  H04L9/00 ,  H04L9/30

    Abstract: There is provided an encryption device to suppress calculation in the reverse direction in whitebox model encryption. The encryption device includes: having a predetermined relationship that outputs a plurality of output values according to a plurality of input values configured of plain text, with a part of the plurality of output values being inputted to a trapdoor one-way function, the predetermined relationship being defined by the output values that are not inputted to the trapdoor one-way function and one arbitrary input value of the plurality of input values; and having a property of encrypting a part of the plurality of output values according to the trapdoor one-way function, and the trapdoor one-way function not being able to decrypt encrypted data in a state in which a trapdoor is unknown.

Patent Agency Ranking