知搜-全球专利检索

  1. Login
  2. Sign Up

Search Results

7 records (took 0.01 seconds)

    APPARATUS AND METHOD FOR REDUCING AMPLIFIER FEEDBACK CAPACITOR WITH BYPASS AMPLIFICATION STAGE
    4.
    发明申请
    APPARATUS AND METHOD FOR REDUCING AMPLIFIER FEEDBACK CAPACITOR WITH BYPASS AMPLIFICATION STAGE 审中-公开

    公开(公告)号：US20190294295A1

    公开(公告)日：2019-09-26

    申请号：US15926728

    申请日：2018-03-20

    Applicant: QUALCOMM Incorporated

    Inventor： Zongyu Dong ,  Sameer Wadhwa ,  Shunxi Wang

    IPC: G06F3/041 ,  H03F3/21 ,  H03F3/45 ,  H03F3/213 ,  H03F1/02 ,  G06F3/044

    Abstract: A touchscreen controller includes a set of transmitters for generating transmit signals applied to electrically-conductive transmit lines of a touchscreen panel, and a set of receivers configured to receive the signals via electrically-conductive receive lines that are capacitively coupled to the transmit lines. Each receiver includes an integrator to integrate the received current signal to generate an output voltage used for determining a location, if any, of a finger or object touching the panel. The integrator includes input and output amplification stages, and a feedback capacitor coupled between an input and output of the cascaded amplification stages. The capacitance of the feedback capacitor is configured so that the integrator achieves a desired rejection of a received jammer current signal. To reduce the size of the feedback capacitor, a bypass amplification stage is provided to steer away some of the input jammer current from the input of the integrator.

    Digital-to-analog converter (DAC) design with reduced settling time
    6.
    发明授权
    Digital-to-analog converter (DAC) design with reduced settling time 有权

    公开(公告)号：US10461768B1

    公开(公告)日：2019-10-29

    申请号：US16208724

    申请日：2018-12-04

    Applicant: QUALCOMM Incorporated

    Inventor： Zongyu Dong ,  Andrew Weil ,  Dongwon Seo

    IPC: H03M1/66 ,  H03M1/80 ,  H03M1/06

    Abstract: Certain aspects of the present disclosure provide a digital-to-analog converter (DAC). The DAC generally includes a plurality of transistors selectively coupled to an output of the DAC, and a biasing circuit coupled to gates of the plurality of transistors. The biasing circuit may include a first transistor having a gate coupled to a drain of the first transistor, a first buffer having an input coupled to the gate of the first transistor, a second transistor having a gate coupled to an output of the first buffer, a first resistive-capacitive (RC) circuit having a first resistive element and a first capacitive element, the first RC circuit being coupled between the gate of the first transistor and the gate of the second transistor, and a first switch coupled between the first resistive element and the first capacitive element.

    CIRCUITS AND METHODS PROVIDING AMPLIFICATION WITH INPUT COMMON MODE VOLTAGE FOLLOWING
    7.
    发明申请
    CIRCUITS AND METHODS PROVIDING AMPLIFICATION WITH INPUT COMMON MODE VOLTAGE FOLLOWING 审中-公开
    具有输入公共模式电压放大的电路和方法以下

    公开(公告)号：US20170040952A1

    公开(公告)日：2017-02-09

    申请号：US14816622

    申请日：2015-08-03

    Applicant: QUALCOMM Incorporated

    Inventor： Zongyu Dong ,  Matthew David Sienko ,  Vijayakumar Dhanasekaran ,  Mayur Kantharaj Siddanna ,  Wenchang Huang

    IPC: H03F1/32 ,  H03F3/45

    CPC classification number: H03F1/3211 ,  H03F3/45 ,  H03F3/45237 ,  H03F3/45479 ,  H03F3/4565 ,  H03F2200/372 ,  H03F2203/45022 ,  H03F2203/45072 ,  H03F2203/45112

    Abstract: Methods, systems, and circuits for providing low-noise amplification with input common mode voltage following are disclosed. A circuit includes: an amplifier configured to receive a voltage input having an input common mode voltage and configured to generate a differential voltage output having an output common mode voltage; a feedback circuit in communication with the amplifier, the feedback circuit configured to receive the input common mode voltage and the differential voltage output and to generate a feedback voltage in response to the input common mode voltage and the differential voltage output; and an adjustable current source of the amplifier configured to receive the feedback voltage and to adjust a tail current of the amplifier in response to the feedback voltage.

    Abstract translation: 公开了用于提供具有输入共模电压跟随的低噪声放大的方法，系统和电路。 电路包括：放大器，被配置为接收具有输入共模电压的电压输入并被配置为产生具有输出共模电压的差分电压输出; 与所述放大器通信的反馈电路，所述反馈电路被配置为接收所述输入共模电压和所述差分电压输出，并且响应于所述输入共模电压和所述差分电压输出而产生反馈电压; 以及放大器的可调电流源，被配置为接收反馈电压并且响应于反馈电压来调节放大器的尾电流。

Patent Agency Ranking