公开(公告)号：US20180074727A1

公开(公告)日：2018-03-15

申请号：US15266656

申请日：2016-09-15

Applicant: QUALCOMM Incorporated

Inventor： Han Zhao ,  Arun Raman ,  Aravind Natarajan

IPC: G06F3/06 ,  G06F12/0855 ,  G06F12/0811 ,  G06F12/084

CPC classification number: G06F3/0613 ,  G06F3/0631 ,  G06F3/0656 ,  G06F3/0685 ,  G06F9/52 ,  G06F9/544 ,  G06F12/0811 ,  G06F12/084 ,  G06F12/0855 ,  G06F2212/283 ,  G06F2212/314

Abstract: Embodiments include computing devices, apparatus, and methods implemented by the apparatus for implementing data flow management on a computing device. Embodiment methods may include initializing a buffer partition of a first memory of a first heterogeneous processing device for an output of execution of a first iteration of a first operation by the first heterogeneous processing device on which a first iteration of a second operation assigned for execution by a second heterogeneous processing device depends. Embodiment methods may include identifying a memory management operation for transmitting the output by the first heterogeneous processing device from the buffer partition as an input to the second heterogeneous processing device. Embodiment methods may include allocating a second memory for storing data for an iteration executed by a third heterogeneous processing device to minimize a number of memory management operations for the second allocated memory.

公开(公告)号：US20170206035A1

公开(公告)日：2017-07-20

申请号：US15000667

申请日：2016-01-19

Applicant: QUALCOMM Incorporated

Inventor： Tushar Kumar ,  Aravind Natarajan ,  Dario Suarez Gracia

IPC: G06F3/06 ,  G06F12/10

CPC classification number: G06F3/0656 ,  G06F3/061 ,  G06F3/0673 ,  G06F9/3834 ,  G06F9/467 ,  G06F9/544 ,  G06F12/1072 ,  G06F2212/65

Abstract: Methods, devices, and non-transitory processor-readable storage media for a computing device to merge concurrent writes from a plurality of processing units to a buffer associated with an application. An embodiment method executed by a processor may include identifying a plurality of concurrent requests to access the buffer that are sparse, disjoint, and write-only, configuring a write-set for each of the plurality of processing units, executing the plurality of concurrent requests to access the buffer using the write-sets, determining whether each of the plurality of concurrent requests to access the buffer is complete, obtaining a buffer index and data via the write-set of each of the plurality of processing units, and writing to the buffer using the received buffer index and data via the write-set of each of the plurality of processing units in response to determining that each of the plurality of concurrent requests to access the buffer is complete.

公开(公告)号：US20170286182A1

公开(公告)日：2017-10-05

申请号：US15085108

申请日：2016-03-30

Applicant: QUALCOMM Incorporated

Inventor： Dario Suarez Gracia ,  Gheorghe Cascaval ,  Han Zhao ,  Tushar Kumar ,  Aravind Natarajan ,  Arun Raman

IPC: G06F9/52

CPC classification number: G06F9/52 ,  G06F9/46

Abstract: Embodiments include computing devices, systems, and methods identifying enhanced synchronization operation outcomes. A computing device may receive a first resource access request for a first resource of a computing device including a first requester identifier from a first computing element of the computing device. The computing device may also receive a second resource access request for the first resource including a second requester identifier from a second computing element of the computing device. The computing device may grant the first computing element access to the first resource based on the first resource access request, and return a response to the second computing element including the first requester identifier as a winner computing element identifier.

公开(公告)号：US09733978B2

公开(公告)日：2017-08-15

申请号：US14837156

申请日：2015-08-27

Applicant: QUALCOMM Incorporated

Inventor： Dario Suarez Gracia ,  Tushar Kumar ,  Aravind Natarajan ,  Ravish Hastantram ,  Gheorghe Calin Cascaval ,  Han Zhao

IPC: G06F9/46 ,  G06F15/173 ,  G06F1/00 ,  G06F9/48 ,  G06F9/50 ,  G06F12/0806 ,  G06F12/0862 ,  G06F12/12 ,  G06F11/34

CPC classification number: G06F9/48 ,  G06F9/4806 ,  G06F9/4831 ,  G06F9/4837 ,  G06F9/4843 ,  G06F9/4881 ,  G06F9/4893 ,  G06F9/50 ,  G06F9/5005 ,  G06F9/5011 ,  G06F9/5016 ,  G06F9/5022 ,  G06F9/5027 ,  G06F9/5033 ,  G06F9/5038 ,  G06F9/5044 ,  G06F9/505 ,  G06F9/5055 ,  G06F9/5083 ,  G06F9/5094 ,  G06F11/3419 ,  G06F11/3466 ,  G06F12/0806 ,  G06F12/0862 ,  G06F12/12 ,  G06F12/128 ,  G06F2212/1016 ,  G06F2212/62 ,  Y02D10/22 ,  Y02D10/24

Abstract: Various embodiments include methods for data management in a computing device utilizing a plurality of processing units. Embodiment methods may include generating a data transfer heuristic model based on measurements from a plurality of sample data transfers between a plurality of data storage units. The generated data transfer heuristic model may be used to calculate data transfer costs for each of a plurality of tasks. The calculated data transfer costs may be used to schedule execution of the plurality of tasks in an execution order on selected ones of the plurality of processing units. The data transfer heuristic model may be updated based on measurements of data transfers occurring during the executions of the plurality of tasks (e.g., time, power consumption, etc.). Code executing on the processing units may indicate to a runtime when certain data blocks are no longer needed and thus may be evicted and/or pre-fetched for others.

公开(公告)号：US20170060633A1

公开(公告)日：2017-03-02

申请号：US14837156

申请日：2015-08-27

Applicant: QUALCOMM Incorporated

Inventor： Dario Suarez Gracia ,  Tushar Kumar ,  Aravind Natarajan ,  Ravish Hastantram ,  Gheorghe Calin Cascaval ,  Han Zhao

IPC: G06F9/50

CPC classification number: G06F9/48 ,  G06F9/4806 ,  G06F9/4831 ,  G06F9/4837 ,  G06F9/4843 ,  G06F9/4881 ,  G06F9/4893 ,  G06F9/50 ,  G06F9/5005 ,  G06F9/5011 ,  G06F9/5016 ,  G06F9/5022 ,  G06F9/5027 ,  G06F9/5033 ,  G06F9/5038 ,  G06F9/5044 ,  G06F9/505 ,  G06F9/5055 ,  G06F9/5083 ,  G06F9/5094 ,  G06F11/3419 ,  G06F11/3466 ,  G06F12/0806 ,  G06F12/0862 ,  G06F12/12 ,  G06F12/128 ,  G06F2212/1016 ,  G06F2212/62 ,  Y02D10/22 ,  Y02D10/24

Abstract: Various embodiments include methods for data management in a computing device utilizing a plurality of processing units. Embodiment methods may include generating a data transfer heuristic model based on measurements from a plurality of sample data transfers between a plurality of data storage units. The generated data transfer heuristic model may be used to calculate data transfer costs for each of a plurality of tasks. The calculated data transfer costs may be used to schedule execution of the plurality of tasks in an execution order on selected ones of the plurality of processing units. The data transfer heuristic model may be updated based on measurements of data transfers occurring during the executions of the plurality of tasks (e.g., time, power consumption, etc.). Code executing on the processing units may indicate to a runtime when certain data blocks are no longer needed and thus may be evicted and/or pre-fetched for others.

Abstract translation: 各种实施例包括利用多个处理单元的计算设备中的数据管理方法。 实施方式可以包括基于来自多个数据存储单元之间的多个采样数据传输的测量来生成数据传输启发式模型。 生成的数据传输启发式模型可用于计算多个任务中的每一个的数据传输成本。 所计算的数据传输成本可以用于以多个处理单元中的选定的处理单元的执行顺序调度多个任务的执行。 可以基于在执行多个任务期间发生的数据传输的测量（例如，时间，功耗等）来更新数据传输启发式模型。 在处理单元上执行的代码可以向运行时指示某些数据块不再需要，并且因此可以被驱逐和/或预取其他数据块。

公开(公告)号：US20160292012A1

公开(公告)日：2016-10-06

申请号：US14673857

申请日：2015-03-30

Applicant: QUALCOMM Incorporated

Inventor： Behnam ROBATMILI ,  Shaizeen Dilawarhusen Aga ,  Dario Suarez Gracia ,  Arun Raman ,  Aravind Natarajan ,  Gheorghe Calin Cascaval ,  Pablo Montesinos Ortego ,  Han Zhao

IPC: G06F9/50

CPC classification number: G06F9/5066 ,  G06F9/5027

Abstract: Embodiments include computing devices, systems, and methods for task-based handling of repetitive processes in parallel. At least one processor of the computing device, or a specialized hardware controller, may be configured to partition iterations of a repetitive process and assign the partitions to initialized tasks to be executed in parallel by a plurality of processor cores. Upon completing a task, remaining divisible partitions of the repetitive process of ongoing tasks may be subpartitioned and assigned to the ongoing task, and the completed task or a newly initialized task. Information about the iteration space for a repetitive process may be stored in a descriptor table, and status information for all partitions of a repetitive process stored in a status table. Each processor core may have an associated local table that tracks iteration execution of each task, and is synchronized with the status table.

Abstract translation: 实施例包括用于并行地重复处理的基于任务的处理的计算设备，系统和方法。 计算设备的至少一个处理器或专用硬件控制器可以被配置为分区重复过程的迭代，并且将分区分配给由多个处理器核并行执行的初始化任务。 完成任务后，正在执行的任务的重复进程的剩余可分区可以被分分区并分配给正在进行的任务，以及完成的任务或新初始化的任务。 关于重复过程的迭代空间的信息可以存储在描述符表中，以及存储在状态表中的重复进程的所有分区的状态信息。 每个处理器核心可以具有跟踪每个任务的迭代执行的相关联的本地表，并且与状态表同步。

公开(公告)号：US10261831B2

公开(公告)日：2019-04-16

申请号：US15245604

申请日：2016-08-24

Applicant: QUALCOMM Incorporated

Inventor： Arun Raman ,  Han Zhao ,  Aravind Natarajan

IPC: G06F9/46 ,  G06F9/50

Abstract: Embodiments include computing devices, apparatus, and methods implemented by the apparatus for implementing speculative loop iteration partitioning (SLIP) for heterogeneous processing devices. A computing device may receive iteration information for a first partition of iterations of a repetitive process and select a SLIP heuristic based on available SLIP information and iteration information for the first partition. The computing device may determine a split value for the first partition using the SLIP heuristic, and partition the first partition using the split value to produce a plurality of next partitions.

公开(公告)号：US10152243B2

公开(公告)日：2018-12-11

申请号：US15266656

申请日：2016-09-15

Applicant: QUALCOMM Incorporated

Inventor： Han Zhao ,  Arun Raman ,  Aravind Natarajan

IPC: G06F12/00 ,  G06F13/00 ,  G06F13/28 ,  G06F3/06 ,  G06F12/0811 ,  G06F12/084 ,  G06F12/0855 ,  G06F9/52 ,  G06F9/54

Abstract: Embodiments include computing devices, apparatus, and methods implemented by the apparatus for implementing data flow management on a computing device. Embodiment methods may include initializing a buffer partition of a first memory of a first heterogeneous processing device for an output of execution of a first iteration of a first operation by the first heterogeneous processing device on which a first iteration of a second operation assigned for execution by a second heterogeneous processing device depends. Embodiment methods may include identifying a memory management operation for transmitting the output by the first heterogeneous processing device from the buffer partition as an input to the second heterogeneous processing device. Embodiment methods may include allocating a second memory for storing data for an iteration executed by a third heterogeneous processing device to minimize a number of memory management operations for the second allocated memory.

公开(公告)号：US10114681B2

公开(公告)日：2018-10-30

申请号：US15085108

申请日：2016-03-30

Applicant: QUALCOMM Incorporated

Inventor： Dario Suarez Gracia ,  Gheorghe Cascaval ,  Han Zhao ,  Tushar Kumar ,  Aravind Natarajan ,  Arun Raman

IPC: G06F9/46 ,  G06F9/52

Abstract: Embodiments include computing devices, systems, and methods identifying enhanced synchronization operation outcomes. A computing device may receive a first resource access request for a first resource of a computing device including a first requester identifier from a first computing element of the computing device. The computing device may also receive a second resource access request for the first resource including a second requester identifier from a second computing element of the computing device. The computing device may grant the first computing element access to the first resource based on the first resource access request, and return a response to the second computing element including the first requester identifier as a winner computing element identifier.

公开(公告)号：US10031697B2

公开(公告)日：2018-07-24

申请号：US15000667

申请日：2016-01-19

Applicant: QUALCOMM Incorporated

Inventor： Tushar Kumar ,  Aravind Natarajan ,  Dario Suarez Gracia

IPC: G06F9/54 ,  G06F3/06 ,  G06F12/1072 ,  G06F9/46 ,  G06F9/38

Abstract: Methods, devices, and non-transitory processor-readable storage media for a computing device to merge concurrent writes from a plurality of processing units to a buffer associated with an application. An embodiment method executed by a processor may include identifying a plurality of concurrent requests to access the buffer that are sparse, disjoint, and write-only, configuring a write-set for each of the plurality of processing units, executing the plurality of concurrent requests to access the buffer using the write-sets, determining whether each of the plurality of concurrent requests to access the buffer is complete, obtaining a buffer index and data via the write-set of each of the plurality of processing units, and writing to the buffer using the received buffer index and data via the write-set of each of the plurality of processing units in response to determining that each of the plurality of concurrent requests to access the buffer is complete.