-
公开(公告)号:US09461852B2
公开(公告)日:2016-10-04
申请号:US14803131
申请日:2015-07-20
发明人: Uday Dasgupta
CPC分类号: H04L27/06 , G06K19/0723 , H04B5/0031
摘要: A signal demodulation apparatus includes: a clock generation device arranged to generate a clock signal according to an inputting modulation signal; and a demodulation device arranged to demodulate the inputting modulation signal to generate a demodulation signal according to the clock signal; wherein a signal edge of the clock signal substantially aligns to a turning point of the inputting modulation signal.
摘要翻译: 信号解调装置包括:时钟生成装置,被配置为根据输入调制信号生成时钟信号; 以及解调装置,被配置为解调所述输入调制信号,以根据所述时钟信号产生解调信号; 其中所述时钟信号的信号边沿基本上对准所述输入调制信号的转折点。
-
公开(公告)号:US20180052477A1
公开(公告)日:2018-02-22
申请号:US15439621
申请日:2017-02-22
发明人: Uday Dasgupta
IPC分类号: G05F1/575 , H03K19/0185
CPC分类号: G05F1/575 , G05F3/30 , H03K19/018507
摘要: A reference voltage generator circuit having a feedback circuit connected to an output branch. The circuit has a first branch, having a first current and a first voltage, a second branch, having a second current and a second voltage, and a third branch, having a third current and a third voltage. The circuit has an amplifier that couples the first voltage to the second voltage. The circuit also has a feedback circuit that couples the third voltage to at least one of the first or second voltages.
-
公开(公告)号:US09525391B2
公开(公告)日:2016-12-20
申请号:US14197695
申请日:2014-03-05
发明人: Uday Dasgupta , Decheng Song , Ming Kong
CPC分类号: H03F3/45179 , H03F3/211 , H03F3/3023 , H03F3/45192 , H03F3/45632 , H03F3/45654 , H03F2203/21127 , H03F2203/45028 , H03F2203/45051 , H03F2203/45062 , H03F2203/45064 , H03F2203/45074 , H03F2203/45082 , H03F2203/45112 , H03F2203/45122 , H03F2203/45126 , H03F2203/45134 , H03F2203/45154 , H03F2203/45176 , H03F2203/45178 , H03F2203/45194 , H03F2203/45244 , H03F2203/45274 , H03F2203/45278 , H03F2203/45301 , H03F2203/45302 , H03F2203/45418 , H03F2203/45424 , H03F2203/45434 , H03F2203/45642 , H03F2203/45672 , H03F2203/45691
摘要: A differential amplifier and a method thereof are described. The method, adopted by a differential amplifier, includes: generating first stage differential output signals based on input differential signals; providing, by a current source, a bias current with a desired quiescent current; biasing first and second control transistors with the bias current to generate first and second currents, respectively, wherein the first and second control transistors form a differential pair which receives first stage differential input signals; mirroring the first and second currents to first and second push transistors which are connected to first and second pull transistors in series, respectively; and biasing the first and second pull transistors with the mirrored first and second currents, respectively; wherein each pair of serial connected push and pull transistors are complimentary and the two pairs of push and pull transistors output second stage differential output signals.
摘要翻译: 描述了差分放大器及其方法。 由差分放大器采用的方法包括:基于输入差分信号产生第一级差分输出信号; 通过电流源提供具有期望静态电流的偏置电流; 用偏置电流偏置第一和第二控制晶体管以分别产生第一和第二电流,其中第一和第二控制晶体管形成接收第一级差分输入信号的差分对; 将第一和第二电流镜像到分别连接到串联的第一和第二拉晶体管的第一和第二推压晶体管; 以及分别用所述镜像的第一和第二电流偏压所述第一和第二拉晶体管; 其中每对串联连接的推挽晶体管是互补的,并且两对推挽晶体管输出第二级差分输出信号。
-
公开(公告)号:US09083359B2
公开(公告)日:2015-07-14
申请号:US13851942
申请日:2013-03-27
发明人: Uday Dasgupta , Chong Huang , Tieng Ying Choke
IPC分类号: H03L7/095
CPC分类号: H03L7/095
摘要: A phase lock loop having a lock detector is provided. The lock detector is based on a replica charge pump and includes: a charge pump, a filter and a comparing circuit. The charge pump is arranged for providing an output according to a phase difference between an output signal and a reference signal. The filter is coupled to the charge pump, and is arranged for filtering the output of the charge pump to generate a filtered output voltage. The comparing circuit is coupled to the filter, and is arranged for comparing the filtered output voltage with a threshold setting to generate a lock indication signal to indicate whether the output signal is locked to the reference signal.
摘要翻译: 提供了具有锁定检测器的锁相环。 锁定检测器基于复制电荷泵,包括:电荷泵,滤波器和比较电路。 电荷泵被设置成根据输出信号和参考信号之间的相位差提供输出。 滤波器耦合到电荷泵,并且被布置用于对电荷泵的输出进行滤波以产生滤波的输出电压。 比较电路耦合到滤波器,并且被布置成用于将滤波的输出电压与阈值设置进行比较以产生锁定指示信号,以指示输出信号是否被锁定到参考信号。
-
公开(公告)号:US20140292387A1
公开(公告)日:2014-10-02
申请号:US13851942
申请日:2013-03-27
发明人: Uday Dasgupta , Chong Huang , Tieng Ying Choke
IPC分类号: H03L7/095
CPC分类号: H03L7/095
摘要: A phase lock loop having a lock detector is provided. The lock detector is based on a replica charge pump and includes: a charge pump, a filter and a comparing circuit. The charge pump is arranged for providing an output according to a phase difference between an output signal and a reference signal. The filter is coupled to the charge pump, and is arranged for filtering the output of the charge pump to generate a filtered output voltage. The comparing circuit is coupled to the filter, and is arranged for comparing the filtered output voltage with a threshold setting to generate a lock indication signal to indicate whether the output signal is locked to the reference signal.
摘要翻译: 提供了具有锁定检测器的锁相环。 锁定检测器基于复制电荷泵,包括:电荷泵,滤波器和比较电路。 电荷泵设置成根据输出信号和参考信号之间的相位差提供输出。 滤波器耦合到电荷泵,并且被布置用于对电荷泵的输出进行滤波以产生滤波的输出电压。 比较电路耦合到滤波器,并且被布置成用于将滤波的输出电压与阈值设置进行比较以产生锁定指示信号,以指示输出信号是否被锁定到参考信号。
-
公开(公告)号:US08749274B1
公开(公告)日:2014-06-10
申请号:US13802826
申请日:2013-03-14
发明人: Uday Dasgupta , Chong Huang
IPC分类号: H03K5/22 , H03K5/153 , H03K5/08 , G01R19/165
CPC分类号: H03K5/24
摘要: A level sensitive comparing device includes: a first comparator, a second comparator, and a determination circuit. The first comparator is arranged for comparing an input signal with a first reference level to generate a first comparison signal. The second comparator is arranged for comparing the input signal with a second reference level to generate a second comparison signal, wherein the second reference level is different from the first reference level. The determination circuit is coupled to the first comparator and the second comparator, and is arranged for determining whether the first comparison signal is allowed to appear at an output of the level sensitive comparing device according to at least the first comparison signal and the second comparison signal, wherein the determination circuit is composed of digital components only.
摘要翻译: 电平敏感比较装置包括:第一比较器,第二比较器和确定电路。 第一比较器被布置成用于将输入信号与第一参考电平进行比较以产生第一比较信号。 第二比较器被布置成用于将输入信号与第二参考电平进行比较以产生第二比较信号,其中第二参考电平不同于第一参考电平。 确定电路耦合到第一比较器和第二比较器,并且被布置为根据至少第一比较信号和第二比较信号来确定第一比较信号是否允许出现在电平敏感比较装置的输出端 ,其中所述确定电路仅由数字部件组成。
-
-
-
-
-