公开(公告)号：US07821296B2

公开(公告)日：2010-10-26

申请号：US11498994

申请日：2006-08-04

Applicant: Lawrence A. Singer ,  Ronald A. Kapusta, Jr.

Inventor： Lawrence A. Singer ,  Ronald A. Kapusta, Jr.

IPC: H03K19/094

CPC classification number: H03F1/0283 ,  H03F3/505 ,  H03F2200/24 ,  H03F2200/421 ,  H03F2200/453 ,  H03F2200/456 ,  H03F2203/5027 ,  H03F2203/5031 ,  H03F2203/5036

Abstract: Two or more buffers may configured and arranged such that a quiescent current that flows through and biases a first buffer also flows through and biases a second buffer. The first and second buffers may, for example, be source followers used as reference buffers that drive inputs of a switched-capacitor circuit.

Abstract translation: 可以配置和布置两个或更多个缓冲器，使得流过并偏压第一缓冲器的静态电流也流过并偏压第二缓冲器。 第一和第二缓冲器可以例如是用作驱动开关电容器电路的输入的参考缓冲器的源极跟随器。

公开(公告)号：US20080030233A1

公开(公告)日：2008-02-07

申请号：US11498994

申请日：2006-08-04

Applicant: Lawrence A. Singer ,  Ronald A. Kapusta

Inventor： Lawrence A. Singer ,  Ronald A. Kapusta

IPC: H03K19/094

CPC classification number: H03F1/0283 ,  H03F3/505 ,  H03F2200/24 ,  H03F2200/421 ,  H03F2200/453 ,  H03F2200/456 ,  H03F2203/5027 ,  H03F2203/5031 ,  H03F2203/5036

Abstract: Two or more buffers may configured and arranged such that a quiescent current that flows through and biases a first buffer also flows through and biases a second buffer. The first and second buffers may, for example, be source followers used as reference buffers that drive inputs of a switched-capacitor circuit.

Abstract translation: 可以配置和布置两个或更多个缓冲器，使得流过并偏压第一缓冲器的静态电流也流过并偏压第二缓冲器。 第一和第二缓冲器可以例如是用作驱动开关电容器电路的输入的参考缓冲器的源极跟随器。

公开(公告)号：US07250819B2

公开(公告)日：2007-07-31

申请号：US11304326

申请日：2005-12-15

Applicant: Daniel F. Kelly ,  Lawrence A. Singer

Inventor： Daniel F. Kelly ,  Lawrence A. Singer

IPC: H03F3/45

CPC classification number: H03F3/45183 ,  G05F3/262 ,  H03F2200/453 ,  H03F2203/45021 ,  H03F2203/45112 ,  H03F2203/45244 ,  H03F2203/45354 ,  H03F2203/45454 ,  H03F2203/45476 ,  H03F2203/45484

Abstract: An input tracking current mirror for a differential amplifier system includes a current mirror having an input leg and an output leg, a differential amplifier including a first set of at least two transconductance components, each having at least one input terminal for receiving input signals, the first set of at least two transconductance components having a first common node connected to the output leg which has a first voltage that is a function of the input signals, and a tracking circuit including a second set of at least two transconductance components each having at least one input terminal for receiving the input signals, the second set of at least two transconductance components, having a second common node connected to the input leg which has a second voltage that is a function of the input signals, the tracking circuit driving the second voltage on the input leg to track the first voltage on the output leg with variations in the input signals.

Abstract translation: 用于差分放大器系统的输入跟踪电流镜包括具有输入支路和输出支路的电流镜，差分放大器，包括至少两个跨导分量的第一组，每个具有至少一个用于接收输入信号的输入端， 第一组至少两个跨导部件，具有连接到输出支路的第一公共节点，该第一公共节点具有作为输入信号的函数的第一电压，以及跟踪电路，包括至少两个跨导部件的第二组， 用于接收输入信号的一个输入端，所述第二组至少两个跨导分量，具有连接到所述输入支路的第二公共节点，所述第二公共节点具有作为所述输入信号的函数的第二电压，所述跟踪电路驱动所述第二电压 在输入支路上跟踪输入端子上的第一个电压，输入信号的变化。

公开(公告)号：US07920017B2

公开(公告)日：2011-04-05

申请号：US11305540

申请日：2005-12-16

Applicant: Daniel F. Kelly ,  Lawrence A. Singer

Inventor： Daniel F. Kelly ,  Lawrence A. Singer

IPC: G05F1/10 ,  G05F3/02

CPC classification number: H02M3/073

Abstract: A programmable clock booster system including a clock booster circuit including at least one boost capacitor connected between a first node and a second node for sampling an input voltage in a first phase and applying a boosting voltage to said second node during a second phase, and a programmable capacitor circuit connected to said first node for providing a programmable boosted voltage on said first node during said second phase.

Abstract translation: 一种可编程时钟升压器系统，包括时钟升压电路，其包括连接在第一节点和第二节点之间的至少一个升压电容器，用于对第一阶段中的输入电压进行采样，并且在第二阶段期间将升压电压施加到所述第二节点，以及 可编程电容器电路连接到所述第一节点，用于在所述第二阶段期间在所述第一节点上提供可编程升压电压。

公开(公告)号：US06756842B2

公开(公告)日：2004-06-29

申请号：US10141191

申请日：2002-05-08

Applicant: Iuri Mehr ,  Lawrence A. Singer ,  Wenhua Yang

Inventor： Iuri Mehr ,  Lawrence A. Singer ,  Wenhua Yang

IPC: H03F102

CPC classification number: H03F3/45762 ,  H03F3/005 ,  H03F3/45188 ,  H03F3/45632 ,  H03F2200/331 ,  H03F2203/45652

Abstract: An a.c. coupled multistage high gain operational amplifier includes at least two gain stages, each having an input and an output; an a.c. coupling level shifting capacitance interconnecting the output of a first stage to the input of a second stage; and a charging circuit interconnecting with the a.c. coupling level shifting capacitance and the input of the second stage to charge the a.c. coupling level shifting capacitance in a track phase and to connect the a.c. coupling capacitance to the input of the second stage during a hold phase for dissociating the bias voltages of the stages.

Abstract translation: 一个 耦合多级高增益运算放大器包括至少两个增益级，每个具有输入和输出; 一个a.c. 将第一级的输出互连到第二级的输入的耦合电平移位电容; 和一个充电电路互相连接。 耦合电平移动电容和第二级的输入为a.c.充电。 耦合电平移位电容在轨道相位并连接a.c. 在用于解除级的偏置电压的保持阶段期间将电容耦合到第二级的输入。

公开(公告)号：US06556060B1

公开(公告)日：2003-04-29

申请号：US10166220

申请日：2002-06-06

Applicant: Christopher Daniel Dillon ,  Lawrence A. Singer

Inventor： Christopher Daniel Dillon ,  Lawrence A. Singer

IPC: H03K3356

CPC classification number: H03K3/021 ,  H03K3/012 ,  H03K3/356104

Abstract: Latch structures and systems are disclosed that enhance latch speed and reduce latch current drain while providing complementary metal-oxide-semiconductor (CMOS)-level latch signals. They are realized with bipolar junction structures and CMOS structures that are arranged to limit latch currents in response to CMOS-level sense signals Ssns.

Abstract translation: 公开了锁存结构和系统，其提供锁存速度并减少锁存电流漏极，同时提供互补的金属氧化物半导体（CMOS）级锁存信号。 它们被实现为双极结结构和CMOS结构，其被布置为响应于CMOS电平感测信号Ssns来限制锁存电流。

公开(公告)号：US20090267639A1

公开(公告)日：2009-10-29

申请号：US12108873

申请日：2008-04-24

Applicant: William George John SCHOFIELD ,  Lawrence A. Singer

Inventor： William George John SCHOFIELD ,  Lawrence A. Singer

IPC: H03K17/16

CPC classification number: H03K17/063 ,  H03F3/45179 ,  H03F2200/91 ,  H03F2203/45306 ,  H03F2203/45682 ,  H03H11/38 ,  H03H11/52

Abstract: A system and method are provided for isolating an input without adding significant distortion and without significantly adversely affecting the bandwidth of input circuits. In one embodiment, a single ended signal is substantially cancelled by an arrangement including an input resistance path in parallel with a negative resistance path wherein both paths substantially match in resistance. In another embodiment, a differential signal is substantially cancelled by a pseudo differential arrangement including two independent input resistance paths each in parallel with a corresponding negative resistance path, wherein the resistance paths substantially match the input resistance paths. In yet another embodiment, a differential signal is substantially cancelled by a differential arrangement including two resistance paths wherein a first negative resistance path is coupled between the first differential input and the second differential output and the second negative resistance path is coupled between the second input and the first output. In yet another embodiment, a current controlled current source may provide the negative amplification for the negative resistance path.

Abstract translation: 提供了一种用于隔离输入而不增加显着失真并且不显着地不利地影响输入电路带宽的系统和方法。 在一个实施例中，单端信号基本上被包括与负电阻通路并联的输入电阻路径的装置抵消，其中两个路径基本上匹配电阻。 在另一个实施例中，差分信号基本上被包括两个独立输入电阻路径的伪差分布置消除，每个与对应的负电阻路径平行，其中电阻路径基本上与输入电阻路径匹配。 在另一个实施例中，差分信号基本上被包括两个电阻路径的差分布置消除，其中第一负电阻路径耦合在第一差分输入和第二差分输出之间，而第二负电阻路径耦合在第二输入和 第一个输出。 在另一个实施例中，电流控制电流源可以为负电阻路径提供负放大。

公开(公告)号：US07602169B1

公开(公告)日：2009-10-13

申请号：US12108873

申请日：2008-04-24

Applicant: William George John Schofield ,  Lawrence A. Singer

Inventor： William George John Schofield ,  Lawrence A. Singer

IPC: G01R1/20

CPC classification number: H03K17/063 ,  H03F3/45179 ,  H03F2200/91 ,  H03F2203/45306 ,  H03F2203/45682 ,  H03H11/38 ,  H03H11/52

Abstract: A system and method are provided for isolating an input without adding significant distortion and without significantly adversely affecting the bandwidth of input circuits. In one embodiment, a single ended signal is substantially cancelled by an arrangement including an input resistance path in parallel with a negative resistance path wherein both paths substantially match in resistance. In another embodiment, a differential signal is substantially cancelled by a pseudo differential arrangement including two independent input resistance paths each in parallel with a corresponding negative resistance path, wherein the resistance paths substantially match the input resistance paths. In yet another embodiment, a differential signal is substantially cancelled by a differential arrangement including two resistance paths wherein a first negative resistance path is coupled between the first differential input and the second differential output and the second negative resistance path is coupled between the second input and the first output. In yet another embodiment, a current controlled current source may provide the negative amplification for the negative resistance path.

Abstract translation: 提供了一种用于隔离输入而不增加显着失真并且不显着地不利地影响输入电路带宽的系统和方法。 在一个实施例中，单端信号基本上被包括与负电阻通路并联的输入电阻路径的装置抵消，其中两个路径基本上匹配电阻。 在另一个实施例中，差分信号基本上被包括两个独立输入电阻路径的伪差分布置消除，每个与对应的负电阻路径平行，其中电阻路径基本上与输入电阻路径匹配。 在另一个实施例中，差分信号基本上被包括两个电阻路径的差分布置消除，其中第一负电阻路径耦合在第一差分输入和第二差分输出之间，而第二负电阻路径耦合在第二输入和 第一个输出。 在另一个实施例中，电流控制电流源可以为负电阻路径提供负放大。

公开(公告)号：US06396429B2

公开(公告)日：2002-05-28

申请号：US09756306

申请日：2001-01-08

Applicant: Lawrence A. Singer ,  Iuri Mehr

Inventor： Lawrence A. Singer ,  Iuri Mehr

IPC: H03M112

CPC classification number: H03M1/1245 ,  H03M1/167

Abstract: An analog-to-digital converter including a quantizer and a residue generator, both of which sample an input voltage in parallel. The sampling characteristics of each of the residue generator and the quantizer are designed to substantially match one another. This converter may be used as a low-power ADC front-end circuit that does not require a dedicated sampleand-hold circuit. The front-end circuit consists of two substantially-matched sampling networks, one for the residue generator and the other for the quantizer, inside the first stage of the converter.

Abstract translation: 包括量化器和残留发生器的模数转换器，两者均并行地对输入电压进行采样。 每个残留发生器和量化器的采样特性被设计为基本上彼此匹配。 该转换器可以用作不需要专用采样和保持电路的低功耗ADC前端电路。 前端电路由转换器第一级内的两个基本匹配的采样网络组成，一个用于残留发生器，另一个用于量化器。

公开(公告)号：US5909131A

公开(公告)日：1999-06-01

申请号：US695823

申请日：1996-07-31

Applicant: Lawrence A. Singer ,  Todd L. Brooks

Inventor： Lawrence A. Singer ,  Todd L. Brooks

IPC: G11C27/02

CPC classification number: G11C27/024

Abstract: In a switched-capacitor input sampling structure, a resistor connected in series with the input structure, but after the output of the input switch limits the noise bandwidth of the input structure. The selected placement of the resistor does not appreciably limit the slewing or settling time of downstream circuit elements, resulting in a low noise bandwidth, high speed system.

Abstract translation: 在开关电容输入采样结构中，与输入结构串联的电阻器，但输入开关输出端限制输入结构的噪声带宽。 所选择的电阻放置不会明显限制下游电路元件的回转或稳定时间，导致低噪声带宽，高速系统。