-
公开(公告)号:US20230296773A1
公开(公告)日:2023-09-21
申请号:US17930727
申请日:2022-09-09
Applicant: KABUSHIKI KAISHA TOSHIBA
Inventor: Satoshi KONDO , Akihide SAI , Tuan Thanh TA , Toshiki SUGIMOTO , Hisaaki KATAGIRI , Yutaka OTA
IPC: G01S17/42 , G01S7/51 , G01S17/894 , G01S7/486 , G01S7/4863
CPC classification number: G01S17/42 , G01S7/51 , G01S17/894 , G01S7/4868 , G01S7/4863
Abstract: A distance measuring device has a plurality of light receiving elements each of which receives a reflected optical signal reflected by an object, and an image processor that generates a distance image in accordance with distances to the object, based on signal intensities and light reception timings of the reflected optical signal received by the plurality of light receiving elements, wherein the image processor detects a direction of the object, based on at least either the signal intensities of the reflected optical signal received by the light receiving elements or the distances to the object measured based on the reflected optical signal, and divides at least one or some of pixels included in the distance image, based on the direction of the detected object.
-
公开(公告)号:US20230125664A1
公开(公告)日:2023-04-27
申请号:US17930767
申请日:2022-09-09
Applicant: KABUSHIKI KAISHA TOSHIBA
Inventor: Tetsuro ITAKURA , Ryunosuke GANDO , Daiki ONO , Akihide SAI
IPC: H03L7/099 , H03L7/085 , G01C19/567
Abstract: A phase locked loop has an oscillator that varies a frequency according to a control signal, a resonance element that resonates at a predetermined resonance frequency and output a signal obtained by shifting a phase of an output signal of the oscillator by 90 degrees at the resonance frequency, a phase detector that detects a phase error between an output signal of the resonance element and an output signal of the oscillator, a feedback controller that controls a frequency of an output signal of the oscillator by proportional control and integral control according to the phase error, and a control signal corrector that corrects the control signal by adding a correction term corresponding to environment information to an output signal of the feedback controller.
-
公开(公告)号:US20230073292A1
公开(公告)日:2023-03-09
申请号:US17653537
申请日:2022-03-04
Applicant: KABUSHIKI KAISHA TOSHIBA
Inventor: Tuan Thanh TA , Akihide SAI , Toshiki SUGIMOTO
IPC: G01S7/489 , H03K19/0185 , H03F3/45 , H04N5/378
Abstract: Provided is a photodetector including: a photodetection element; a reset circuit that sets one end of the photodetection element to an initialization voltage after the photodetection element detects light, and that includes a variable current source capable of varying a current to be supplied to the one end of the photodetection element; and a control circuit that stepwise or continuously increases a current to be supplied to the one end of the photodetection element by using the variable current source until the one end of the photodetection element is set to the initialization voltage after the photodetection element detects light.
-
公开(公告)号:US20180267481A1
公开(公告)日:2018-09-20
申请号:US15705699
申请日:2017-09-15
Applicant: KABUSHIKI KAISHA TOSHIBA
Inventor: Satoshi KONDO , Akihide SAI
Abstract: Time measuring circuitry has a ring oscillator, a time-to-digital converter, a time measurer and a phase randomizer. The ring oscillator has a plurality of delay circuitries connected in a ring shape, the ring oscillator adjusting delay times of the plurality of delay circuitries based on an oscillation control signal to generate an oscillation signal. The time-to-digital converter quantizes a phase of the oscillation signal at a transition timing of a reference signal. The phase synchronizing circuitry to generate the oscillation control signal based on an output signal of the time-to-digital converter so that a phase of the oscillation signal coincides with a phase of the reference signal. The time measurer to measure a time interval based on the output signal of the time-to-digital converter. The phase randomizer to randomly shift the phase of the oscillation signal to be locked by the phase synchronizing circuitry.
-
公开(公告)号:US20170134198A1
公开(公告)日:2017-05-11
申请号:US15415320
申请日:2017-01-25
Applicant: KABUSHIKI KAISHA TOSHIBA
Inventor: Hidenori OKUNI , Akihide SAI , Masanori FURUTA
IPC: H04L27/227 , H04L27/152 , H04L27/144 , H04L7/04
CPC classification number: H04L27/227 , H04L7/041 , H04L27/144 , H04L27/152
Abstract: A radio communication device has a local oscillator to generate a local signal, a first mixer to mix a binary continuous phase frequency shift keying signal and the local signal so as to generate a baseband signal, a first filter to remove an unnecessary frequency component included in the baseband signal, a delay device to delay an output signal of the first filter by one symbol, and a wave detector to demodulate the continuous phase frequency shift keying signal, wherein a modulation index m of the continuous phase frequency shift keying signal is a value expressed by m=n+k where 0
-
6.
公开(公告)号:US20130335150A1
公开(公告)日:2013-12-19
申请号:US13872752
申请日:2013-04-29
Applicant: KABUSHIKI KAISHA TOSHIBA
Inventor: Akihide SAI
IPC: H03L7/099
CPC classification number: H03L7/0991 , H03B2201/038 , H03B2202/042 , H03L1/00 , H03L7/085 , H03L7/099 , H03L2207/06 , H03L2207/50
Abstract: According to one embodiment, a phase locked loop (PLL) circuit includes an application unit, a correlator, an integrator and a power supply noise canceller. The application unit applies the test signal to a power supply voltage. The correlator extracts a frequency error signal as a monitor signal and calculates a correlation value for the test signal and the monitor signal to generate a correlation signal. The integrator integrates the correlation signal to generate an integral signal. The power supply noise canceller provides a cancellation gain corresponding to the integral signal to the power supply voltage to which the test signal is applied, to generate a control signal.
Abstract translation: 根据一个实施例,锁相环(PLL)电路包括应用单元,相关器,积分器和电源噪声消除器。 应用单元将测试信号应用于电源电压。 相关器提取频率误差信号作为监视信号,并且计算测试信号和监视信号的相关值以产生相关信号。 积分器对相关信号进行积分以产生积分信号。 电源噪声消除器提供对应于与施加测试信号的电源电压的积分信号相对应的消除增益,以产生控制信号。
-
公开(公告)号:US20220190812A1
公开(公告)日:2022-06-16
申请号:US17468431
申请日:2021-09-07
Applicant: KABUSHIKI KAISHA TOSHIBA
Inventor: Yosuke TOYAMA , Tuan Thanh TA , Satoshi KONDO , Akihide SAI , Toshiki SUGIMOTO , Kentaro YOSHIOKA
Abstract: An oscillation circuit has a first oscillator having output nodes of n stages, where n is an integer of 3 or more, a second oscillator having output nodes of n stages, and a third oscillator having output nodes of n stages. An output node at an a-th stage of the first oscillator and an output node at an a-th stage of the second oscillator are connected with each other, where a is an integer of 1 or more and n or less and an output node at a b-th stage of the second oscillator and an output node at a b-th stage of the third oscillator are connected with each other, where b is an integer of 1 or more and n or less different from a.
-
公开(公告)号:US20220182067A1
公开(公告)日:2022-06-09
申请号:US17468493
申请日:2021-09-07
Applicant: KABUSHIKI KAISHA TOSHIBA
Inventor: Toshiki SUGIMOTO , Kentaro YOSHIOKA , Akihide SAI , Yosuke TOYAMA
IPC: H03M1/12
Abstract: An analog-to-digital converter has a first digital signal generator that generates a first digital signal based on whether or not a sampling signal of an input signal is equal to or lower than a signal corresponding to a second reference signal higher than a first reference signal, a first slope generator to generate a first slope signal that changes with time from the sampled and held signal equal to or lower than the first reference signal, a second slope generator to generate a second slope signal that changes with time from the sampled and held signal to a signal level equal to or lower than the second reference signal, and a second digital signal generator that generates a second digital signal based on a time at which the first slope signal matches the first reference signal or a time at which the second slope signal matches the second reference signal.
-
公开(公告)号:US20210072359A1
公开(公告)日:2021-03-11
申请号:US16812488
申请日:2020-03-09
Applicant: KABUSHIKI KAISHA TOSHIBA
Inventor: Tuan Thanh TA , Akihide SAI , Hidenori OKUNI , Toshiki SUGIMOTO
IPC: G01S7/4863 , G01S7/481 , G01S17/10
Abstract: A photo detection apparatus has an array of light detectors that can be switched to an ON state to enable output of a signal based on reception light or an OFF state to disable output of the signal based on reception light, and control circuitry configured to set one or more first light detectors inside a region specified according to overlapping of a region irradiated with light from a first direction and a region capable of detecting light to the ON state among the array of light detectors, when the light from the first direction is received by the array and set second light detectors outside of the specified region to the OFF state among the array of light detectors, when light from a first direction is received by the array.
-
公开(公告)号:US20200158872A1
公开(公告)日:2020-05-21
申请号:US16562817
申请日:2019-09-06
Inventor: Satoshi KONDO , Hidenori OKUNI , Tuan Thanh TA , Akihide SAI
Abstract: A semiconductor circuitry includes an oscillator configured to output an oscillation signal whose frequency depends on a first input signal, a counter configured to count a number of cycles of the oscillation signal, first circuitry configured to output a first digital signal based on a first number of cycles counted by the counter within one of a clock cycle of a clock signal, wherein the first input signal is digitally converted into the first digital signal, and a second circuitry configured to output a second digital signal based on a second number of cycles counted by the counter in a period from a reference timing of the clock signal to an input timing of a second input signal within the one of the clock cycle of the clock signal, wherein the period is digitally converted into the second digital signal.
-
-
-
-
-
-
-
-
-