-
公开(公告)号:US11942959B2
公开(公告)日:2024-03-26
申请号:US17487199
申请日:2021-09-28
Applicant: Infineon Technologies AG
Inventor: Mihail Jefremow , Stefan Koeck , Ralph Mueller-Eschenbach , Juergen Schaefer , Arndt Voigtlaender , David Zipperstein
CPC classification number: H03M1/1014 , H03M1/0626 , H03M3/464
Abstract: A calibration circuit, including: a signal generator circuit configured to generate a modulated analog input signal, which is based on a digital input word that is modulated; an Analog-to-Digital Converter (ADC) configured to convert an analog reference signal to a digital calibration word, wherein the analog reference signal is a low-pass-filtered version of the analog input signal generated by the signal generator circuit; and a feedback circuit configured to output the digital input word by adjusting the digital calibration word depending on a digital feedback signal, which is based on a modulated version of the analog reference signal, wherein the signal generator circuit, the ADC, and the feedback circuit are provided on a same chip.
-
公开(公告)号:US11705917B2
公开(公告)日:2023-07-18
申请号:US17467767
申请日:2021-09-07
Applicant: Infineon Technologies AG
Inventor: Mihail Jefremow , Ketan Dewan , Rex Kho , Ralph Mueller-Eschenbach , Juergen Schaefer
IPC: H03M1/12 , G01R31/317 , G06F1/10
CPC classification number: H03M1/1245 , G01R31/31709 , G06F1/10
Abstract: A device is provided for time measurement of a clock-based signal comprising a sample stage comprising a switching device that is driven by a control signal and a capacitance (Cs), wherein the sample stage is arranged to transform an analog input signal in an analog output signal, the device further comprising an analog-to-digital converter to convert the analog output signal into a digital output signal, wherein the input signal applied to the sample stage is a reference signal and wherein the clock-based signal is applied to the control signal. Also, an according method is suggested.
-
公开(公告)号:US20230128057A1
公开(公告)日:2023-04-27
申请号:US17965166
申请日:2022-10-13
Applicant: Infineon Technologies AG
Inventor: Muhammad Hassan , Konrad Walluszik , Juergen Schaefer
Abstract: A system for executing an artificial neural network having a plurality of interconnected nodes, the system includes a memory storing weight values of the neural network. The memory can be configured to a store node value and a mask bit value for each of the plurality of nodes of the neural network. Further the system can include multiply and accumulate (MAC) units to perform operations for determining node values. The system includes a control unit circuitry that, during execution of the neural network, dynamically controls operations of the MAC units to cause a reduction in a number of calculations to be performed by the MAC units. The control unit circuitry causes the MAC units to perform operations involving a subset of the plurality of nodes to avoid performing operations involving nodes of the plurality nodes that are outside of the subset.
-
公开(公告)号:US11621717B1
公开(公告)日:2023-04-04
申请号:US17519759
申请日:2021-11-05
Applicant: Infineon Technologies AG
Inventor: Mihail Jefremow , Ralph Mueller-Eschenbach , Juergen Schaefer , Arndt Voigtlaender , David Zipperstein
Abstract: A calibration circuit, including: a first analog-to-digital converter (ADC) configured to sample a nonlinear reference signal continuously at an equidistant sampling rate to generate a reference sampled signal; a trigger timer configured to generate trigger signals; a second ADC configured to sample a point of each of the nonlinear reference signal and repeated versions of the nonlinear reference signal in response to the respective trigger signals at equidistantly increasing delays, to generate a device-under-test (DUT) sampled voltage; and processing circuitry configured to estimate a differential nonlinearity (DNL) of the DUT sampled signal, estimate a DNL of the reference sampled signal, and compare the estimated DNL of the DUT sampled signal with the estimated DNL of the reference sampled signal, to generate a DNL performance indication signal of the second ADC.
-
公开(公告)号:US10087872B2
公开(公告)日:2018-10-02
申请号:US14945087
申请日:2015-11-18
Applicant: Infineon Technologies AG
Inventor: Christian Schweikert , Gerhard Pichler , Marco Nicolo , Frank Auer , Guenther Mohr , Juergen Schaefer , Patrick Leteinturier
IPC: H01H9/00 , F02D41/30 , F02D41/26 , F02M51/06 , H03K17/687 , F02D41/00 , F02D41/20 , F16C32/04 , F02D41/14
Abstract: According to an embodiment, a controller system that is configured to drive a power switch includes a driver integrated circuit (IC), which includes an interface circuit, a synchronization circuit, and a drive circuit. The interface circuit is configured to receive a control scheme over a serial interface. The synchronization circuit is coupled to the interface circuit and is configured to receive an angular position signal and synchronize a drive signal with the angular position signal, where the drive signal is based on the control scheme. The drive circuit is coupled to the synchronization circuit and is configured to drive the power switch using the drive signal.
-
公开(公告)号:US09374081B2
公开(公告)日:2016-06-21
申请号:US13745516
申请日:2013-01-18
Applicant: Infineon Technologies AG
Inventor: Johannes Janschitz , Herwig Wappis , Juergen Schaefer
IPC: H01H47/00 , H03K17/284 , H03K17/16
CPC classification number: H03K17/284 , H03K17/166
Abstract: An electronic switch includes a load path connected in series with the load and a drive terminal for receiving a drive signal. The electronic switch is operable to switch between a first operation state and a second operation state dependent on the drive signal. In a first switching cycle, the electronic switch is switched from the first operation state to the second operation state and a voltage across the load is evaluated during the first switching cycle in order to obtain a measured switching profile. The measured switching profile is compared with a reference profile. A drive profile dependent on the comparison is provided. The drive profile is used to drive the electronic switch in a second switching cycle after the first switching cycle. At least two drive parameters are used at different times in the at least one second switching cycle to drive the electronic switch.
Abstract translation: 电子开关包括与负载串联连接的负载路径和用于接收驱动信号的驱动端子。 电子开关可操作以取决于驱动信号在第一操作状态和第二操作状态之间切换。 在第一开关周期中,电子开关从第一操作状态切换到第二操作状态,并且在第一开关周期期间评估负载两端的电压,以获得测量的开关曲线。 将测量的切换轮廓与参考轮廓进行比较。 提供了依赖于比较的驱动器配置文件。 驱动器配置文件用于在第一个开关周期之后的第二个开关周期中驱动电子开关。 在至少一个第二切换周期中,在不同时间使用至少两个驱动参数来驱动电子开关。
-
公开(公告)号:US11784657B2
公开(公告)日:2023-10-10
申请号:US17533382
申请日:2021-11-23
Applicant: Infineon Technologies AG
Inventor: Ketan Dewan , Rocco Calabro , Juergen Schaefer , David Schaffenrath
CPC classification number: H03M1/38
Abstract: An analog-to-digital device includes a sampling circuit for sampling an input signal. The sampling circuit stops sampling in response to obtaining a trigger signal. The analog-to-digital device includes an analog-to-digital converter circuit which includes an analog to digital converter (ADC) for converting a sampled input provided from the sampling circuit to digital output.
-
8.
公开(公告)号:US20230238949A1
公开(公告)日:2023-07-27
申请号:US17584836
申请日:2022-01-26
Applicant: Infineon Technologies AG
Inventor: Sunanda Manjunath , Ketan Dewan , Juergen Schaefer
IPC: H03K5/1534 , H03K5/08 , H03K5/05 , H03K7/08 , H03K19/17736
CPC classification number: H03K5/1534 , H03K5/086 , H03K5/05 , H03K7/08 , H03K19/17744 , H03K2005/00136
Abstract: Some examples relate to a system including a pulse modulation (PM) circuit having a PM input and a PM output. The system also includes a load circuit having a load circuit input, and an I/O pad coupling the PM output to the load circuit input. An asymmetry detection circuit has a first asymmetry detection (AD) input coupled to the PM output via a first feedback path, a second AD input coupled to an output node of the I/O pad via a second feedback path, and an AD output coupled to the PM input of the pulse modulation circuit via a control path.
-
公开(公告)号:US20220179012A1
公开(公告)日:2022-06-09
申请号:US17114915
申请日:2020-12-08
Applicant: Infineon Technologies AG
Inventor: Ketan Dewan , Rocco Calabro , Juergen Schaefer
Abstract: An analog fault detection circuit is disclosed. The analog fault detection circuit comprises an input terminal, an input circuit path coupled to the input terminal at a first end and a first sampling switch coupled to the second end of the input circuit path. The first sampling switch is configured to sample an input path voltage at the second end of the input circuit path to provide a first analog to digital converter (ADC) input voltage. The analog fault detection circuit further comprises a first ADC conversion circuit configured to convert the first ADC input voltage to a first digital ADC output; and a first broken wire detection circuit coupled between the first sampling switch and the first ADC conversion circuit, and configured to adaptively pulldown or pullup the first ADC input voltage, in order to detect a fault associated with a first analog circuit path.
-
公开(公告)号:US20220166442A1
公开(公告)日:2022-05-26
申请号:US17533382
申请日:2021-11-23
Applicant: Infineon Technologies AG
Inventor: Ketan Dewan , Rocco Calabro , Juergen Schaefer , David Schaffenrath
IPC: H03M1/38
Abstract: An analog-to-digital device includes a sampling circuit for sampling an input signal. The sampling circuit stops sampling in response to obtaining a trigger signal. The analog-to-digital device includes an analog-to-digital converter circuit which includes an analog to digital converter (ADC) for converting a sampled input provided from the sampling circuit to digital output.
-
-
-
-
-
-
-
-
-