知搜-全球专利检索

  1. Login
  2. Sign Up

Search Results

6 records (took 0.013 seconds)

    Compact low-power fully digital CMOS clock generation apparatus for high-speed SerDes
    1.
    发明授权
    Compact low-power fully digital CMOS clock generation apparatus for high-speed SerDes 有权
    紧凑型低功耗全数字CMOS时钟发生装置，用于高速SerDes

    公开(公告)号：US09246670B2

    公开(公告)日：2016-01-26

    申请号：US14637306

    申请日：2015-03-03

    Applicant: BROADCOM CORPORATION

    Inventor： Mahmoud Reza Ahmadi ,  Siavash Fallahi ,  Tamer Ali ,  Ali Nazemi ,  Hassan Maarefi ,  Burak Catli ,  Afshin Momtaz

    IPC: H04L7/033 ,  H03L7/00 ,  H03L7/099 ,  H04L7/00

    CPC classification number: H04L7/0331 ,  H03L7/00 ,  H03L7/0996 ,  H04L7/0016

    Abstract: A high-speed clock generator device includes a phase-interpolator (PI) circuit, a smoothing block, and inverter-based low-pass filters. The PI circuit receives a multiple clock signals with different phase angles and generates an output clock signal having a correct phase angle. The smoothing block smooths the clock signals with different phase angles and generates a number of smooth clock signals featuring improved linearity. The inverter-based low-pass filters filter harmonics of the clock signals with different phase angles.

    Abstract translation: 高速时钟发生器装置包括相位插值器（PI）电路，平滑块和基于反相器的低通滤波器。 PI电路接收具有不同相位角的多个时钟信号，并产生具有正确相位角的输出时钟信号。 平滑块平滑具有不同相位角的时钟信号，并产生许多具有改进线性度的平滑时钟信号。 基于逆变器的低通滤波器滤波具有不同相位角的时钟信号的谐波。

    Compact low-power fully digital CMOS clock generation apparatus for high-speed SerDes
    4.
    发明授权
    Compact low-power fully digital CMOS clock generation apparatus for high-speed SerDes 有权
    紧凑型低功耗全数字CMOS时钟发生装置，用于高速SerDes

    公开(公告)号：US09001869B2

    公开(公告)日：2015-04-07

    申请号：US13946981

    申请日：2013-07-19

    Applicant: Broadcom Corporation

    Inventor： Mahmoud Reza Ahmadi ,  Siavash Fallahi ,  Tamer Ali ,  Ali Nazemi ,  Hassan Maarefi ,  Burak Catli ,  Afshin Momtaz

    IPC: H04B3/36 ,  H03L7/00

    CPC classification number: H04L7/0331 ,  H03L7/00 ,  H03L7/0996 ,  H04L7/0016

    Abstract: A device for high-speed clock generation may include an injection locking-ring oscillator (ILRO) configured to receive one or more input clock signals and to generate multiple clock signals with different equally spaced phase angles. A phase-interpolator (PI) circuit may be configured to receive the multiple coarse spaced clock signals and to generate an output clock signal having a correct phase angle. The PI circuit may include a smoothing block that may be configured to smooth the multiple clock signals with different phase angles and to generate multiple smooth clock signals. A pulling block may be configured to pull edges of the multiple smooth clock signals closer to one another.

    Abstract translation: 用于高速时钟产生的装置可以包括被配置为接收一个或多个输入时钟信号并且生成具有不同等间隔的相位角的多个时钟信号的注入锁定环形振荡器（ILRO）。 相位插值器（PI）电路可以被配置为接收多个粗略间隔的时钟信号并且产生具有正确相位角的输出时钟信号。 PI电路可以包括平滑块，其可以被配置为平滑具有不同相位角的多个时钟信号并且生成多个平滑时钟信号。 牵引块可以被配置成拉近多个平滑时钟信号的边缘彼此更接近。

    COMPACT LOW-POWER FULLY DIGITAL CMOS CLOCK GENERATION APPARATUS FOR HIGH-SPEED SERDES
    5.
    发明申请
    COMPACT LOW-POWER FULLY DIGITAL CMOS CLOCK GENERATION APPARATUS FOR HIGH-SPEED SERDES 有权
    针对高速串口的紧凑型低功耗全数字CMOS时钟发生器

    公开(公告)号：US20140241442A1

    公开(公告)日：2014-08-28

    申请号：US13946981

    申请日：2013-07-19

    Applicant: BROADCOM CORPORATION

    Inventor： Mahmoud Reza Ahmadi ,  Siavash Fallahi ,  Tamer Ali ,  Ali Nazemi ,  Hassan Maarefi ,  Burak Catli ,  Afshin Momtaz

    IPC: H03L7/00

    CPC classification number: H04L7/0331 ,  H03L7/00 ,  H03L7/0996 ,  H04L7/0016

    Abstract: A device for high-speed clock generation may include an injection locking-ring oscillator (ILRO) configured to receive one or more input clock signals and to generate multiple clock signals with different equally spaced phase angles. A phase-interpolator (PI) circuit may be configured to receive the multiple coarse spaced clock signals and to generate an output clock signal having a correct phase angle. The PI circuit may include a smoothing block that may be configured to smooth the multiple clock signals with different phase angles and to generate multiple smooth clock signals. A pulling block may be configured to pull edges of the multiple smooth clock signals closer to one another.

    Abstract translation: 用于高速时钟产生的装置可以包括被配置为接收一个或多个输入时钟信号并且生成具有不同等间隔的相位角的多个时钟信号的注入锁定环形振荡器（ILRO）。 相位插值器（PI）电路可以被配置为接收多个粗略间隔的时钟信号并且产生具有正确相位角的输出时钟信号。 PI电路可以包括平滑块，其可以被配置为平滑具有不同相位角的多个时钟信号并且生成多个平滑时钟信号。 牵引块可以被配置成拉近多个平滑时钟信号的边缘彼此更接近。

    SYSTEM, METHOD, AND APPARATUS FOR DIGITAL PRE-EMPHASIS IN LOW POWER SERDES SYSTEMS
    6.
    发明申请
    SYSTEM, METHOD, AND APPARATUS FOR DIGITAL PRE-EMPHASIS IN LOW POWER SERDES SYSTEMS 审中-公开
    低功耗系统数字预处理系统，方法和设备

    公开(公告)号：US20140126614A1

    公开(公告)日：2014-05-08

    申请号：US13720692

    申请日：2012-12-19

    Applicant: BROADCOM CORPORATION

    Inventor： Hassan Maarefi ,  Siavash Fallahi

    IPC: H04B1/40 ,  H04B1/04 ,  H04B1/62

    CPC classification number: H04L25/03343 ,  H04L25/0286 ,  H04L25/03878

    Abstract: A communication system is described that includes a transmitter to transmit data using one or more drivers. The drivers may drive the data in a manner that accords with pre-emphasis being selectively enabled or disabled for each driver. The pre-emphasis, when enabled, is applied by corresponding driver. The drivers may also be programmably selected and enabled or disabled. The transmitter also includes one or more driver selection circuits. The driver selection circuits may be configured to select one or more of the drivers to transmit the data, to selectively enable or disable pre-emphasis to be applied by each of the selected drivers, and to provide the data, or representations thereof, to the selected drivers.

    Abstract translation: 描述了一种通信系统，其包括使用一个或多个驱动器发送数据的发送器。 驱动程序可以按照与每个驱动程序有选择地启用或禁用预加重的方式驱动数据。 预加重启动时，由相应的驱动程序应用。 驱动程序也可以可编程选择和启用或禁用。 发射机还包括一个或多个驱动器选择电路。 驱动器选择电路可以被配置为选择一个或多个驱动器来发送数据，以选择性地启用或禁用每个所选择的驱动器应用预加重，并将数据或其表示提供给 选择的驱动程序。

Patent Agency Ranking