知搜-全球专利检索

  1. 登录
  2. 注册

搜索结果

14 条记录 (耗时 0.017 秒)

    Agc circuit arrangement for a tuner
    2.
    发明申请
    Agc circuit arrangement for a tuner 审中-公开
    用于调谐器的Agc电路布置

    公开(公告)号：US20060205372A1

    公开(公告)日：2006-09-14

    申请号：US10542466

    申请日：2004-01-20

    申请人： Aaron Bouillet ,  Matthew Mayer

    发明人： Aaron Bouillet ,  Matthew Mayer

    IPC分类号： H04B7/00 ,  H04B1/06

    CPC分类号： H03G3/3068 ,  H03G2201/103 ,  H03G2201/204 ,  H03G2201/305 ,  H03G2201/307

    摘要： A method and apparatus for generating the adaptive gain control signals in a communications receiver is disclosed. The present invention can be used with existing two stage gain architectures, and overcomes many undesirable characteristics of the previous mechanism. An apparatus is presented wherein each of a plurality of RF AGC gain controllable amplifiers are individually controlled by individual AGC control signals generated by an AGC controller so that the level of the output signal from each of the RF AGC gain controllable amplifiers is individually optimized for tuner performance.

    摘要翻译： 公开了一种在通信接收机中产生自适应增益控制信号的方法和装置。 本发明可以与现有的两级增益架构一起使用，并且克服了先前机制的许多不期望的特征。 提出了一种装置，其中多个RF AGC增益可控放大器中的每一个由AGC控制器产生的各个AGC控制信号分别控制，使得来自每个RF AGC增益可控放大器的输出信号的电平被单独优化用于调谐器 性能。

    Symbol timing search algorithm
    3.
    发明申请
    Symbol timing search algorithm 有权
    符号定时搜索算法

    公开(公告)号：US20050254611A1

    公开(公告)日：2005-11-17

    申请号：US10511640

    申请日：2003-04-15

    申请人： Weixiao Liu ,  Aaron Bouillet ,  Matthew Mayer

    发明人： Weixiao Liu ,  Aaron Bouillet ,  Matthew Mayer

    IPC分类号： H04N5/12 ,  H04L7/00 ,  H04L7/02 ,  H04L7/033 ,  H04L7/08 ,  H04L27/02 ,  H04N7/62

    CPC分类号： H04L7/0054 ,  H04L7/0004 ,  H04L7/0062 ,  H04L7/0083 ,  H04L7/0334 ,  H04L7/0335 ,  H04L7/08 ,  H04L27/02 ,  H04N21/438 ,  H04N21/44209

    摘要： A system is described for establishing timing synchronism between a local receiver symbol clock and a transmitter symbol clock. A prescribed number of offset values are calculated for desired symbol timing range, the offset values being grouped substantially symmetrically about a central offset value. Each of the preselected offset values are tested to see if symbol timing recovery lock can be achieved by starting at the central offset value and gradually moving away from such value. Finally, two timing detection algorithms are used and switched between the two algorithms is carried out as desired to maximize the possibility of STR lock.

    摘要翻译： 描述了一种用于建立本地接收符号时钟和发射机符号时钟之间的定时同步的系统。 针对期望的符号定时范围计算规定数量的偏移值，偏移值基于中心偏移值基本对称地分组。 测试每个预选偏移值，以查看是否可以通过从中心偏移值开始并逐渐离开此值来实现符号定时恢复锁定。 最后，使用两种定时检测算法，并根据需要进行两种算法之间的切换，以最大化STR锁定的可能性。

    Apparatus and method for providing automatic gain control
    5.
    发明申请
    Apparatus and method for providing automatic gain control 审中-公开
    提供自动增益控制的装置和方法

    公开(公告)号：US20070105515A1

    公开(公告)日：2007-05-10

    申请号：US10579101

    申请日：2004-12-14

    申请人： Max Muterspaugh ,  Matthew Mayer

    发明人： Max Muterspaugh ,  Matthew Mayer

    IPC分类号： H04B7/00

    CPC分类号： H04W52/52 ,  H03G3/3052 ,  H04N5/4401 ,  H04N5/46 ,  H04N5/52

    摘要： Signal processing apparatus (100) such as a television signal receiver provides automatic gain control (AGC) in a manner that avoids excessive tuner gain reduction and compensates for interference from both analog and digital signals. According to an exemplary embodiment, the signal processing apparatus (100) includes a tuner (10) operative to tune an RF signal to generate an IF signal. A first filter (20) is operative to filter the IF signal to generate a filtered IF signal. An AGC detector (30) is operative to enable generation of an AGC signal for the tuner (10) responsive to the filtered IF signal. The AGC detector (30) includes a second filter (35) operative to attenuate a predetermined carrier frequency.

    摘要翻译： 诸如电视信号接收机的信号处理设备（100）以避免过多的调谐器增益降低并补偿来自模拟和数字信号的干扰的方式来提供自动增益控制（AGC）。 根据示例性实施例，信号处理设备（100）包括调谐器（10），用于调谐RF信号以产生IF信号。 第一滤波器（20）用于对IF信号进行滤波以产生经滤波的IF信号。 AGC检测器（30）可操作以响应于滤波的IF信号而产生用于调谐器（10）的AGC信号。 AGC检测器（30）包括用于衰减预定载波频率的第二滤波器（35）。

    Method and apparatus for processing null packets in a digital media receiver
    6.
    发明申请
    Method and apparatus for processing null packets in a digital media receiver 有权
    用于在数字媒体接收机中处理空分组的方法和装置

    公开(公告)号：US20060274737A1

    公开(公告)日：2006-12-07

    申请号：US10560480

    申请日：2004-06-16

    申请人： Weixiao Liu ,  Ivonete Markman ,  Matthew Mayer

    发明人： Weixiao Liu ,  Ivonete Markman ,  Matthew Mayer

    IPC分类号： H04L12/56

    CPC分类号： H04N21/4385 ,  H04J3/0608 ,  H04L7/043 ,  H04L2007/045 ,  H04N21/2389 ,  H04N21/4305 ,  H04N21/4344

    摘要： A method and apparatus for reliably detecting MPEG-2 packet sync-byte positions received via a digital transmission system in the event of a packet stream containing a plurality of null packets or a plurality of packets containing a fixed repeating bit pattern and for reliably synchronizing and delivering the MPEG-2 stream broadcast to the receiver transport layer. A Null-Packet Detector compares the content of the current packet with a fixed (or predetermined) bit pattern to detect a null packet to reliably identify the location of the sync-byte of the null packet. A sync-byte position is identified based upon the position of the predetermined fixed bit pattern in the header portion of a plurality of null-packets in the stream.

    摘要翻译： 一种在包含多个零分组的分组流或包含固定重复比特模式的多个分组的情况下可靠地检测经由数字传输系统接收的MPEG-2分组同步字节位置的方法和装置，并且用于可靠地同步和 将MPEG-2流广播传送到接收机传输层。 空分组检测器将当前分组的内容与固定（或预定）比特模式进行比较，以检测空分组，以可靠地识别空分组的同步字节的位置。 基于流中的多个空分组的报头部分中的预定固定位模式的位置来识别同步字节位置。

    Method and apparatus for isolating IIC bus noise from a tuner in a television receiver
    7.
    发明申请
    Method and apparatus for isolating IIC bus noise from a tuner in a television receiver 有权
    用于从电视接收机中的调谐器隔离IIC总线噪声的方法和装置

    公开(公告)号：US20070013814A1

    公开(公告)日：2007-01-18

    申请号：US11525376

    申请日：2006-09-22

    申请人： David white ,  Matthew Mayer

    发明人： David white ,  Matthew Mayer

    IPC分类号： H04N5/00

    CPC分类号： H04N5/213 ,  H04N5/50 ,  H04N21/42638 ,  H04N21/4383

    摘要： A method and apparatus for isolating a noise intolerant device, e.g., a phase-lock loop of a tuner within a television receiver, from source of noise. In one embodiment, the apparatus isolates a phase-lock loop integrated circuit (IC) from the bus, by providing an isolation buffer that allows the receiver to only pass data to the tuner's phase-lock loop IC when a tune command is issued by a processor. When not being tuned, the IIC lines to the tuner are held HIGH by a buffer until needed again to perform the tuning function. This allows the demodulation circuitry to use a setting for a carrier tracking-loop that optimizes bit error rate performance.

    摘要翻译： 用于将噪声不耐受装置（例如，电视接收机内的调谐器的锁相环）与噪声源隔离的方法和装置。 在一个实施例中，该设备通过提供一个隔离缓冲器来将相位锁定环集成电路（IC）与总线隔离，该隔离缓冲器允许接收机在通过一个调制命令发出调谐命令时将数据传送到调谐器的锁相环IC 处理器。 当不调谐时，调谐器的IIC线通过缓冲器保持高电平，直到再次执行调谐功能为止。 这允许解调电路使用优化误码率性能的载波跟踪环路的设置。