知搜-全球专利检索

  1. 登录
  2. 注册

搜索结果

27 条记录 (耗时 0.022 秒)

    CLOCK BUFFER CIRCUIT AND DATA OUTPUT CIRCUIT INCLUDING THE SAME
    4.
    发明申请
    CLOCK BUFFER CIRCUIT AND DATA OUTPUT CIRCUIT INCLUDING THE SAME 审中-公开
    时钟缓冲器电路和数据输出电路，包括它们

    公开(公告)号：US20130106478A1

    公开(公告)日：2013-05-02

    申请号：US13599693

    申请日：2012-08-30

    申请人： Byong-mo MOON ,  Min-su AHN

    发明人： Byong-mo MOON ,  Min-su AHN

    IPC分类号： H03L7/00

    CPC分类号： H03L7/0814

    摘要： A clock buffer circuit that generates a clock signal having a random cycle and duty from an input clock signal and a data output circuit including the same. The clock buffer circuit includes a buffer unit configured to receive an input clock signal and generate an internal clock signal and a first clock signal; a delay controller configured to receive the internal clock signal from the buffer unit and generate a delayed control signal according to a first control signal and a second control signal; and a delay unit configured to generate a second clock signal according to the first clock signal received from the buffer unit and the second clock signal received from the delay controller. The delay unit is configured to generate the second clock signal by randomly delaying transmission of the first clock signal.

    摘要翻译： 一种时钟缓冲电路，其产生具有来自输入时钟信号的随机周期和占空比的时钟信号和包括该时钟信号的数据输出电路。 时钟缓冲电路包括缓冲单元，配置为接收输入时钟信号并产生内部时钟信号和第一时钟信号; 延迟控制器，被配置为从所述缓冲器单元接收所述内部时钟信号，并根据第一控制信号和第二控制信号产生延迟的控制信号; 以及延迟单元，被配置为根据从缓冲器单元接收的第一时钟信号和从延迟控制器接收的第二时钟信号产生第二时钟信号。 延迟单元被配置为通过随机延迟第一时钟信号的发送来产生第二时钟信号。

    OUTPUT DRIVER, DEVICES HAVING THE SAME, AND GROUND TERMINATION
    5.
    发明申请
    OUTPUT DRIVER, DEVICES HAVING THE SAME, AND GROUND TERMINATION 有权
    输出驱动器，具有相同功能的设备和接地终端

    公开(公告)号：US20130099823A1

    公开(公告)日：2013-04-25

    申请号：US13659543

    申请日：2012-10-24

    申请人： David MOON ,  Yong Cheol BAE ,  Min Su AHN ,  Young Jin JEON

    发明人： David MOON ,  Yong Cheol BAE ,  Min Su AHN ,  Young Jin JEON

    IPC分类号： H03K19/0185

    CPC分类号： H04L25/028 ,  H03K19/018521 ,  H03K19/01855 ,  H04L25/0292

    摘要： An integrated circuit comprising an output driver including an output terminal, and a receiving circuit including a termination resistor connected between the output terminal and a ground. The output driver comprising a first NMOS transistor configured to pull up a voltage of the output terminal to a pull-up voltage in response to a pull-up signal, and a second NMOS transistor configured to pull down the output terminal to a ground voltage in response to a pull-down signal.

    摘要翻译： 一种集成电路，包括：输出驱动器，包括输出端子;以及接收电路，包括连接在输出端子和地之间的终端电阻器。 输出驱动器包括第一NMOS晶体管，其被配置为响应于上拉信号将输出端子的电压上拉至上拉电压;以及第二NMOS晶体管，被配置为将输出端子下拉到地电压 响应下拉信号。

    APPARATUS AND METHOD OF MULTI-VIEW RENDERING
    6.
    发明申请
    APPARATUS AND METHOD OF MULTI-VIEW RENDERING 有权
    多视图渲染的装置和方法

    公开(公告)号：US20130027394A1

    公开(公告)日：2013-01-31

    申请号：US13556479

    申请日：2012-07-24

    申请人： Young-ihn KHO ,  Do-kyoon KIM ,  Tae-hyun RHEE ,  Min-su AHN ,  Hee-sae LEE

    发明人： Young-ihn KHO ,  Do-kyoon KIM ,  Tae-hyun RHEE ,  Min-su AHN ,  Hee-sae LEE

    IPC分类号： G06T15/00

    CPC分类号： G06T15/205

    摘要： Provided is an apparatus and method of multi-view rendering. A method of multi-view rendering includes rendering one or more 3D objects based on a first viewpoint, transforming pixel values of pixels of the first viewpoint, which are obtained by the rendering of the 3D objects, into pixel values of pixels based on a second viewpoint that is different from the first viewpoint, detecting an occlusion region that is a remaining region other than a region represented by the pixel values obtained by the transforming of the pixel values in an image based on the second viewpoint, and rendering the detected occlusion region based on the second viewpoint.

    摘要翻译： 提供了一种多视图渲染的装置和方法。 多视图渲染的方法包括：基于第一视点来呈现一个或多个3D对象，将通过3D对象的呈现获得的第一视点的像素的像素值转换为基于第二视点的像素的像素值 检测与第一视点不同的视点，检测作为除了通过基于第二视点对图像中的像素值进行变换而获得的像素值所表示的区域之外的剩余区域的遮挡区域，并且将检测到的遮挡区域 基于第二观点。

    APPARATUS AND METHOD FOR CODING A THREE DIMENSIONAL MESH
    8.
    发明申请
    APPARATUS AND METHOD FOR CODING A THREE DIMENSIONAL MESH 有权
    用于编码三维网格的装置和方法

    公开(公告)号：US20110091118A1

    公开(公告)日：2011-04-21

    申请号：US12905607

    申请日：2010-10-15

    申请人： Min Su AHN ,  Jeong Hwan Ahn ,  Jae Kyun Ahn ,  Dae Youn Lee ,  Chang Su Kim

    发明人： Min Su AHN ,  Jeong Hwan Ahn ,  Jae Kyun Ahn ,  Dae Youn Lee ,  Chang Su Kim

    IPC分类号： G06K9/36

    CPC分类号： G06T9/001 ,  G06T9/00 ,  G06T17/20 ,  G06T17/205

    摘要： Disclosed is a three-dimensional (3D) mesh compression apparatus and method. The 3D mesh compression apparatus may generate a base mesh through a mesh simplification, may separately compress the base mesh and peaks eliminated by the simplification, may construct a covariance matrix based on a topological distance between the eliminated peaks, and may compress 3D mesh data based on the covariance matrix.

    摘要翻译： 公开了三维（3D）网格压缩装置和方法。 3D网格压缩装置可以通过网格简化来生成基本网格，可以单独地压缩基本网格，并且通过简化消除的峰值可以基于消除的峰值之间的拓扑距离构建协方差矩阵，并且可以压缩基于3D网格的数据 在协方差矩阵上。

    Method for forming conductive film for semiconductor device
    9.
    发明授权
    Method for forming conductive film for semiconductor device 失效
    半导体器件用导电膜形成方法

    公开(公告)号：US6083833A

    公开(公告)日：2000-07-04

    申请号：US97680

    申请日：1998-06-16

    申请人： Min Su Ahn

    发明人： Min Su Ahn

    IPC分类号： C23C16/56 ,  H01L21/205 ,  H01L21/285 ,  H01L21/44

    CPC分类号： H01L21/28556

    摘要： A method for forming a conductive film for a semiconductor device wherein a conductive film is formed on each wafer loaded in a boat of a vertical furnace of a low pressure chemical vapor deposition apparatus provided with a chamber, a reaction tube in a center portion of the chamber, a boat loaded in the reaction chamber and a heater surrounding the chamber. The method includes a decompression step for reducing pressure in the chamber to a vacuum condition, a deposition step for depositing a conductive film on each wafer by introducing reaction gas into the chamber in the vacuum condition, a purge step for removing from the chamber toxic gas generated in the deposition step, and a normal pressure step for increasing pressure and temperature in the chamber, wherein the pressure increases from the normal pressure step and the temperature increases from the purge step. The method obtains deposition films of high quality which have similar properties since the conductive film deposited on each wafer in an annealing process of the normal pressure step has little shrinkage.

    摘要翻译： 一种形成用于半导体器件的导电膜的方法，其中在装载有设置有腔室的低压化学气相沉积设备的立式炉的船的每个晶片上形成导电膜，在该中空部分的反应管 室，装在反应室中的船和围绕室的加热器。 该方法包括用于将室中的压力减小到真空状态的减压步骤，用于在真空条件下将反应气体引入室中以在每个晶片上沉积导电膜的沉积步骤，用于从室中除去有毒气体的吹扫步骤 以及用于增加腔室中的压力和温度的常压步骤，其中压力从常压步骤增加，并且温度从吹扫步骤增加。 该方法获得具有相似特性的高质量沉积膜，因为在常压步骤的退火过程中沉积在每个晶片上的导电膜几乎没有收缩。

    Apparatus and method of multi-view rendering
    10.
    发明授权
    Apparatus and method of multi-view rendering 有权
    多视图渲染的装置和方法

    公开(公告)号：US09406164B2

    公开(公告)日：2016-08-02

    申请号：US13556479

    申请日：2012-07-24

    申请人： Young-ihn Kho ,  Do-kyoon Kim ,  Tae-hyun Rhee ,  Min-su Ahn ,  Hee-sae Lee

    发明人： Young-ihn Kho ,  Do-kyoon Kim ,  Tae-hyun Rhee ,  Min-su Ahn ,  Hee-sae Lee

    IPC分类号： G06T15/00 ,  G06T15/20

    CPC分类号： G06T15/205

    摘要： Provided is an apparatus and method of multi-view rendering. A method of multi-view rendering includes rendering one or more 3D objects based on a first viewpoint, transforming pixel values of pixels of the first viewpoint, which are obtained by the rendering of the 3D objects, into pixel values of pixels based on a second viewpoint that is different from the first viewpoint, detecting an occlusion region that is a remaining region other than a region represented by the pixel values obtained by the transforming of the pixel values in an image based on the second viewpoint, and rendering the detected occlusion region based on the second viewpoint.

    摘要翻译： 提供了一种多视图渲染的装置和方法。 多视图渲染的方法包括：基于第一视点来呈现一个或多个3D对象，将通过3D对象的呈现获得的第一视点的像素的像素值转换为基于第二视点的像素的像素值 检测与第一视点不同的视点，检测作为除了通过基于第二视点对图像中的像素值进行变换而获得的像素值所表示的区域之外的剩余区域的遮挡区域，并且将检测到的遮挡区域 基于第二观点。