知搜-全球专利检索

  1. Login
  2. Sign Up

Search Results

44 records (took 0.027 seconds)

    System, method and article of manufacture for a programmable processing model with instruction set
    1.
    发明授权
    System, method and article of manufacture for a programmable processing model with instruction set 有权
    具有指令集的可编程处理模型的系统，方法和制造

    公开(公告)号：US08259122B1

    公开(公告)日：2012-09-04

    申请号：US11942577

    申请日：2007-11-19

    Applicant: John Erik Lindholm ,  David B. Kirk ,  Henry P. Moreton ,  Simon Moy

    Inventor： John Erik Lindholm ,  David B. Kirk ,  Henry P. Moreton ,  Simon Moy

    IPC: G09G5/00 ,  G06T1/00

    CPC classification number: G06T15/005 ,  G06T15/503

    Abstract: A system, method and article of manufacture are provided for programmable processing in a computer graphics pipeline. Initially, data is received from a source buffer. Thereafter, programmable operations are performed on the data in order to generate output. The operations are programmable in that a user may utilize instructions from a predetermined instruction set for generating the same. Such output is stored in a register. During operation, the output stored in the register is used in performing the programmable operations on the data.

    Abstract translation: 提供了一种用于计算机图形管线中的可编程处理的系统，方法和制造物品。 最初，从源缓冲区接收数据。 此后，对数据执行可编程操作以产生输出。 操作是可编程的，因为用户可以利用来自预定指令集的指令来产生它们。 这样的输出被存储在寄存器中。 在运行期间，存储在寄存器中的输出用于对数据执行可编程操作。

    Graphic controller to manage a memory and effective size of FIFO buffer as viewed by CPU can be as large as the memory
    3.
    发明授权
    Graphic controller to manage a memory and effective size of FIFO buffer as viewed by CPU can be as large as the memory 有权
    图形控制器管理存储器和CPU缓冲区的有效大小可以像存储器一样大

    公开(公告)号：US07330916B1

    公开(公告)日：2008-02-12

    申请号：US09454941

    申请日：1999-12-02

    Applicant: David B. Kirk

    Inventor： David B. Kirk

    IPC: G06F3/00

    CPC classification number: G06F5/12

    Abstract: A system for providing a command stream that includes a controller chip is disclosed. The controller chip includes an engine operative to manage a memory. The engine includes an interface. A storage element is coupled to the engine and the storage element is accessible by a central processing unit (CPU) through the engine. The engine receives commands from the CPU via the interface, manages the storage element via the interface and writes the commands into the memory. The engine incorporates the storage element as part of the memory.

    Abstract translation: 公开了一种用于提供包括控制器芯片的命令流的系统。 控制器芯片包括可操作地管理存储器的引擎。 引擎包括一个接口。 存储元件耦合到发动机，并且存储元件可以通过发动机的中央处理单元（CPU）访问。 引擎通过接口从CPU接收命令，通过接口管理存储元件，并将命令写入存储器。 引擎将存储元件作为内存的一部分。

    Position conflict detection and avoidance in a programmable graphics processor
    5.
    发明授权
    Position conflict detection and avoidance in a programmable graphics processor 有权
    可编程图形处理器中的位置冲突检测和避免

    公开(公告)号：US07053904B1

    公开(公告)日：2006-05-30

    申请号：US10736006

    申请日：2003-12-15

    Applicant: David B. Kirk ,  Matthew N. Papakipos ,  Rui M. Bastos ,  John Erik Lindholm ,  Steven E. Molnar ,  John S. Montrym ,  Walter E. Donovan

    Inventor： David B. Kirk ,  Matthew N. Papakipos ,  Rui M. Bastos ,  John Erik Lindholm ,  Steven E. Molnar ,  John S. Montrym ,  Walter E. Donovan

    IPC: G09G5/39 ,  G09G5/36 ,  G06T1/60

    CPC classification number: G06T1/20

    Abstract: Apparatuses and methods for detecting position conflicts during fragment processing are described. Prior to executing a program on a fragment, a conflict detection unit, within a fragment processor checks if there is a position conflict indicating a RAW (read after write) hazard may exist. A RAW hazard exists when there is a pending write to a destination location that source data will be read from during execution of the program. When the fragment enters a processing pipeline, each destination location that may be written during the processing of the fragment is entered in conflict detection unit. During processing, the conflict detection unit is updated when a pending write to a destination location is completed.

    Abstract translation: 描述了在片段处理期间检测位置冲突的装置和方法。 在对片段执行程序之前，片段处理器内的冲突检测单元检查是否存在指示RAW（读写后）危险的位置冲突。 当在程序执行期间存在待读写入到源位置的源数据时，会存在RAW危害。 当片段进入处理流水线时，可以在片段处理期间写入的每个目的地位置被输入到冲突检测单元中。 在处理期间，当完成对目的地位置的待决写入时，冲突检测单元被更新。

    System, method and article of manufacture for pixel shaders for programmable shading
    7.
    发明授权
    System, method and article of manufacture for pixel shaders for programmable shading 有权
    用于可编程阴影的像素着色器的系统，方法和制造

    公开(公告)号：US06532013B1

    公开(公告)日：2003-03-11

    申请号：US09585809

    申请日：2000-05-31

    Applicant: Matthew N. Papakipos ,  David B. Kirk ,  Liang Peng ,  Harold Robert Feldman Zatz

    Inventor： Matthew N. Papakipos ,  David B. Kirk ,  Liang Peng ,  Harold Robert Feldman Zatz

    IPC: G06T1700

    CPC classification number: G06T15/80 ,  G06T15/50 ,  G06T15/60

    Abstract: A system, method and article of manufacture are provided for interweaving shading calculations and texture retrieval operations during texture sampling in a graphics pipeline. First, a shading calculation is performed in order to generate output. Next, texture information is retrieved, and another shading calculation is performed using the texture information in order to generate additional output. Texture information may be retrieved and shading calculations may then be repeated as desired. Thereafter, the generated output may be combined. As such, the repeated texture information retrieval and shading calculations may be carried out in an iterative, programmable manner.

    Abstract translation: 提供了一种系统，方法和制造工具，用于在图形管线中进行纹理采样期间的交织着色计算和纹理检索操作。 首先，执行阴影计算以产生输出。 接下来，检索纹理信息，并且使用纹理信息执行另一个阴影计算，以便产生附加输出。 可以检索纹理信息，然后根据需要重复阴影计算。 此后，可以组合生成的输出。 这样，重复的纹理信息检索和着色计算可以以迭代的，可编程的方式进行。

    Pressure reproducing relay
    9.
    发明授权
    Pressure reproducing relay 失效
    压力再生继电器

    公开(公告)号：US4126152A

    公开(公告)日：1978-11-21

    申请号：US789662

    申请日：1977-04-21

    Applicant: David B. Kirk

    Inventor： David B. Kirk

    IPC: G05D16/02 ,  G05D16/06 ,  G05D16/00

    CPC classification number: G05D16/02 ,  G05D16/185 ,  Y10T137/2409 ,  Y10T137/86919 ,  Y10T137/87225

    Abstract: A fluid pressure reproducing relay is described having a high order of accuracy in matching the output pressure to the loading pressure under steady state conditions, having a large flow capacity for both supply and exhaust and which is small in size for its capacity, the relay having a resilient rolling seal with a vented seating arrangement that requires no clamping, having a stabilizing mass loosely attached to a force balance diaphragm assembly and in which a balanced area supply plunger is employed.

    Abstract translation: 一种流体压力再现继电器被描述为具有在稳定状态条件下输出压力与负载压力匹配的高精度，具有用于供给和排出的大流量并且其容量尺寸小的继电器具有 弹性滚动密封件，其具有不需要夹紧的通气座位装置，其具有松散地附接到力平衡隔膜组件的稳定质量块，并且其中采用平衡区域供应柱塞。

    Method and system for efficient antialiased rendering
    10.
    发明授权
    Method and system for efficient antialiased rendering 有权
    用于高效抗锯齿渲染的方法和系统

    公开(公告)号：US08692844B1

    公开(公告)日：2014-04-08

    申请号：US09675099

    申请日：2000-09-28

    Applicant: Steven E. Molnar ,  David B. Kirk ,  John Stephen Montrym ,  Douglas A. Voorhies

    Inventor： Steven E. Molnar ,  David B. Kirk ,  John Stephen Montrym ,  Douglas A. Voorhies

    IPC: G09G5/00 ,  G06T11/20 ,  G06T11/40 ,  G09G5/14

    CPC classification number: G06T11/203 ,  G06T11/40 ,  G09G5/14

    Abstract: A method and system are disclosed for antialiased rendering a plurality of pixels in a computer system. The method and system comprise providing a fixed storage area and providing a plurality of sequential format levels for the plurality of pixels within the fixed storage area. The plurality of format levels represent pixels with varying degrees of complexity in subpixel geometry visible within the pixel. A system and method in accordance with the present invention provides at least the following format levels: one-fragment format, used when one surface fully covers a pixel; two-fragment format, used when two surfaces together cover a pixel; and multisample format, used when three or more surfaces cover a pixel. The method and system further comprise storing the plurality of pixels at a lowest appropriate format level within the fixed storage area, so that a minimum amount of data is transferred to and from the fixed storage area. The method and system further comprise procedures for converting pixels from one format level to take into account newly rendered pixel fragments. All formats represent depth values in a consistent manner so that fragments rendered during later rendering passes match depth values resulting from rendering the same primitive in earlier passes. Thus, the invention enables high-quality antialiasing with minimal data transferred to and from the fixed storage area, while supporting multi-pass rendering.

    Abstract translation: 公开了一种用于在计算机系统中抗锯齿渲染多个像素的方法和系统。 所述方法和系统包括提供固定存储区域并为固定存储区域内的多个像素提供多个顺序格式级别。 多个格式级别表示在像素内可见的子像素几何形状具有不同程度的复杂度的像素。 根据本发明的系统和方法至少提供以下格式级别：当一个表面完全覆盖像素时使用的单片段格式; 两片段格式，当两个表面一起覆盖一个像素时使用; 和多重采样格式，当三个或更多个表面覆盖像素时使用。 所述方法和系统还包括将所述多个像素存储在所述固定存储区域内的最低适当格式级别，使得最小量的数据被传送到所述固定存储区域和从所述固定存储区域传送。 该方法和系统还包括用于从一个格式级别转换像素以考虑新渲染的像素片段的过程。 所有格式都以一致的方式表示深度值，以便在后续渲染过程中渲染的片段匹配在较早的通过中渲染相同原语而产生的深度值。 因此，本发明能够以最小的数据传输到固定存储区域和从固定存储区域传输高质量的抗锯齿，同时支持多遍渲染。

Patent Agency Ranking