Scheduling of iterative decoding depending on soft inputs

    公开(公告)号:US12052033B2

    公开(公告)日:2024-07-30

    申请号:US17863425

    申请日:2022-07-13

    申请人: Apple Inc.

    IPC分类号: H03M13/11 H03M13/29 H03M13/43

    摘要: A decoder includes circuitry and multiple Variable-Node Circuits (VNCs). The VNCs individually hold one or more variables of an Error Correction Code (ECC) that is representable by a plurality of check equations defined over the variables. The circuitry is configured to receive a code word including variables having m-bit values that was encoded using the ECC, to further receive reliability levels assigned respectively to the variables, to decode the code word by applying to the code word a sequence of iterations, including deciding in a given iteration whether a given VNC is to be processed or skipped in that iteration, depending on the reliability levels assigned to the variables of the given VNC, and, when the given VNC is selected for processing, to make a decision whether or not to update one or more of the variables of the given VNC, and to apply the decision by the given VNC.

    Efficient parallelized computation of a Benes network configuration

    公开(公告)号:US12010042B2

    公开(公告)日:2024-06-11

    申请号:US17779157

    申请日:2019-11-28

    IPC分类号: H04L49/253

    CPC分类号: H04L49/254

    摘要: A routing controller (30) includes an interface (68) and multiple processors (60) The interface is configured to receive a permutation (76) defining requested interconnections between N input ports and N output ports of a Benes network (24). The Benes network includes multiple 2-by-2 switches (42), and is reducible in a plurality of nested subnetworks associated with respective nesting levels, down to irreducible subnetworks including a single 2-by-2 switch. The multiple processors are configured to collectively determine a setting of the 2-by-2 switches that implements the received permutation, including determining sub-settings for two or more subnetworks of a given nesting level in parallel, and to configure the multiple 2-by-2 switches of the Benes network in accordance with the determined setting.

    Optical transceiver arrays
    5.
    发明授权

    公开(公告)号:US11977259B2

    公开(公告)日:2024-05-07

    申请号:US18261675

    申请日:2022-08-17

    申请人: LYTE AI, INC.

    摘要: An optoelectronic device (20, 50) includes a planar substrate (30), an optical bus (40, 82, 84, 96, 140, 150, 180, 182, 224) disposed on the substrate and configured to convey coherent radiation through the bus, and an array (32, 72) of sensing cells (34, 74, 90, 160, 170, 200, 212, 380) disposed on the substrate. Each sensing cell includes at least one tap (92, 94, 144, 146, 226, 228) coupled to extract a portion of the coherent radiation propagating through the optical bus, an optical transducer (36, 108, 162, 172, 202, 204, 214) configured to couple optical radiation between the sensing cell and a target external to the substrate, and a receiver (114, 174, 178, 216, 218), which is coupled to mix the coherent radiation extracted by the tap with the optical radiation received by the optical transducer and to output an electrical signal responsively to the mixed radiation.

    High performance feedback loop with delay compensation

    公开(公告)号:US11967963B2

    公开(公告)日:2024-04-23

    申请号:US17690063

    申请日:2022-03-09

    发明人: Raanan Ivry

    IPC分类号: H03L7/099 H02M1/00 H03M3/00

    摘要: An Integrated Circuit (IC) includes feedback control-loop (FCL) circuitry to generate a delay-compensated output signal responsively to an input reference signal. The FCL circuitry includes a main feedback path, a first subtractor, a delay-compensation feedback path, and a second subtractor. The main feedback path is to generate a main feedback signal responsively to the delay-compensated output signal. The first subtractor is to generate a non-compensated output signal responsively to a difference between the main feedback signal and the input reference signal. The delay-compensation feedback path is to generate a delay-compensation feedback signal responsively to the delay-compensated output signal. The second subtractor is to generate the delay-compensated output signal responsively to a difference between the non-compensated output signal and the delay-compensation feedback signal.

    Analysis of events in an integrated circuit using cause tree and buffer

    公开(公告)号:US11966310B1

    公开(公告)日:2024-04-23

    申请号:US17981508

    申请日:2022-11-07

    摘要: An Integrated Circuit (IC) includes one or more functional hardware circuits, one or more processor cores, a cause-tree circuit, a memory buffer, and an analysis circuit. The processor cores are to handle events occurring in the functional hardware circuits. The cause-tree circuit includes leaf nodes, middle nodes and a root node. The leaf nodes are to collect the events from the one or more functional hardware circuits. The middle nodes are to coalesce the collected events and to deliver the events to the root node. The memory buffer is to buffer a plurality of the events delivered to the root node, so as to trigger the processor cores to handle the buffered events. The buffer analysis circuit is to analyze a performance of the cause-tree circuit based on the events buffered in the memory buffer.

    Reliable credit-based communication over long-haul links

    公开(公告)号:US11929934B2

    公开(公告)日:2024-03-12

    申请号:US17730246

    申请日:2022-04-27

    IPC分类号: H04L47/10

    CPC分类号: H04L47/39

    摘要: A communication apparatus includes input circuitry, an encapsulator, transmission circuitry and flow control circuitry. The input circuitry is to receive packets from a data source in accordance with a first communication protocol that employs credit-based flow control. The encapsulator is to buffer the packets in a memory buffer and to encapsulate the buffered packets in accordance with a second communication protocol. The transmission circuitry is to transmit the encapsulated packets over a communication link in accordance with the second communication protocol. The flow control circuitry is to receive from the encapsulator buffer status indications that are indicative of a fill level of the memory buffer, and to exchange credit messages with the data source, in accordance with the credit-based flow control of the first communication protocol, responsively to the buffer status indications.

    Control of dynamic lenses
    9.
    发明授权

    公开(公告)号:US11927771B2

    公开(公告)日:2024-03-12

    申请号:US17521880

    申请日:2021-11-09

    摘要: Optical apparatus includes an electrically-tunable lens, including an electro-optical layer, having, for a given polarization of light incident on the layer, an effective local index of refraction at any given location within an active area of the electro-optical layer that is determined by a voltage waveform applied across the electro-optical layer at the location. Conductive electrodes extend over opposing first and second sides of the electro-optical layer and include an array of excitation electrodes. Control circuitry applies control voltage waveforms to the excitation electrodes. A polarization rotator is positioned and configured to intercept incoming light that is directed toward the lens and to rotate a polarization of the intercepted light so as to ensure that the light incident on the electro-optical layer has a component of the given polarization regardless of an initial linear polarization of the intercepted light.

    Calibration of a depth sensing array using color image data

    公开(公告)号:US11914078B2

    公开(公告)日:2024-02-27

    申请号:US17268963

    申请日:2019-09-02

    申请人: APPLE INC.

    IPC分类号: G01S7/497 G01S17/86 G01S17/89

    CPC分类号: G01S7/497 G01S17/86 G01S17/89

    摘要: Imaging apparatus (22) includes a radiation source (40), which emits pulsed beams (42) of optical radiation toward a target scene (24). An array (52) of sensing elements (78) output signals indicative of respective times of incidence of photons in a first image of the target scene that is formed on the array of sensing elements. An image sensor (64) captures a second image of the target scene in registration with the first image. Processing and control circuitry (56, 58) identifies, responsively to the signals, areas of the array on which the pulses of optical radiation reflected from corresponding regions of the target scene are incident, and processes the signals from the sensing elements in the identified areas in order measure depth coordinates of the corresponding regions of the target scene based on the times of incidence, while identifying, responsively to the second image, one or more of the regions of the target scene as no-depth regions.