-
公开(公告)号:US11573457B2
公开(公告)日:2023-02-07
申请号:US16803029
申请日:2020-02-27
Applicant: BOE TECHNOLOGY GROUP CO., LTD.
Inventor: Chunping Long , Hui Li
IPC: G02F1/1339
Abstract: The present disclosure relates to an array substrate comprising a substrate body provided, on a perimeter edge thereof, with a sealant coating region to be coated with a sealant, and the sealant coating region comprises a first region provided with a metal trace structure, and further comprises a region provided with a metal structure, a difference between an area of the metal structure and that of the metal trace structure being smaller than a threshold.
-
公开(公告)号:US11552070B2
公开(公告)日:2023-01-10
申请号:US16642606
申请日:2019-08-27
Applicant: BOE Technology Group Co., Ltd.
Inventor: Chunping Long
Abstract: Disclosed is an electrostatic protection circuit, an array substrate and a display device. The electrostatic protection circuit includes a first electrostatic discharge end, a second electrostatic discharge end and a signal line connecting end; a first discharge sub-circuit coupled between the first electrostatic discharge end and the signal line connecting end; and a second discharge sub-circuit coupled between the second electrostatic discharge end and the signal line connecting end. Each of the first discharge sub-circuit and the second discharge sub-circuit comprises at least one MOSFET, and gates of all MOSFETs comprised in the first discharge sub-circuit and the second discharge sub-circuit are not coupled with any one of the first electrostatic discharge end, the second electrostatic discharge end and the signal line connecting end.
-
公开(公告)号:US11378848B2
公开(公告)日:2022-07-05
申请号:US16343037
申请日:2018-09-29
Applicant: BOE TECHNOLOGY GROUP CO., LTD.
Inventor: Chunping Long , Hui Li
IPC: H01L51/52 , G02F1/1362 , G02F1/1368 , G02F1/1343
Abstract: A pixel structure and a manufacturing method thereof, an array substrate and a display device are provided. The pixel structure includes a first electrode having a first groove group, a second groove group and a non-hollow portion; the first groove group includes a plurality of hollow first grooves arranged successively, each first groove includes a first end and a second end arranged along an extending direction thereof; the second groove group includes a plurality of hollow second grooves arranged successively, each second groove includes a third end and a fourth end arranged along an extending direction thereof, and a third end is on a side of the fourth end adjacent to the first groove group; and the third end of at least one second groove is staggered with respect to the second end of the first groove adjacent to the third end.
-
74.
公开(公告)号:US11374031B2
公开(公告)日:2022-06-28
申请号:US16633184
申请日:2019-06-26
Applicant: BOE Technology Group Co., Ltd.
Inventor: Chunping Long
Abstract: An electrostatic protection circuit and a manufacturing method thereof, an array substrate and a display apparatus in the field of display technology are provided. This electrostatic protection circuit includes: a discharge sub-circuit, a buffer sub-circuit and an electrostatic protection line, wherein the electrostatic protection line is a common electrode line; the buffer sub-circuit includes a third transistor and a fourth transistor; a gate and a second electrode of the third transistor are both connected to a first electrode of the fourth transistor, and the first electrode of the third transistor is connected to a signal line; a gate and a second electrode of the fourth transistor are both connected to the signal line.
-
公开(公告)号:US11366548B2
公开(公告)日:2022-06-21
申请号:US16963723
申请日:2020-02-07
Applicant: BOE TECHNOLOGY GROUP CO., LTD.
Inventor: Chunping Long
IPC: G06F3/041
Abstract: A touch display panel is disclosed, which includes components of a conventional touch display panel, and further includes: first leads and first data lines share a first test signal line, second leads and second data lines share a second test signal line: and first touch test switches for controlling the first leads and first data test switches for controlling the first data lines are not simultaneously turned on, second touch test switches for controlling the second leads and second data test switches for controlling the second data lines are not simultaneously turned on.
-
76.
公开(公告)号:US11314135B2
公开(公告)日:2022-04-26
申请号:US16343964
申请日:2018-09-27
Applicant: BOE TECHNOLOGY GROUP CO., LTD.
Inventor: Chunping Long , Xinyin Wu , Yong Qiao
IPC: G02F1/1362 , G02F1/1368
Abstract: Provided are an array substrate and a method for manufacturing the same, a display device and a method for manufacturing the same. In the array substrate, the drain of the thin film transistor is extended to form a drain extension line, wherein the drain extension line is between adjacent sub-pixel units of the pixel region, thus it can block the light at the boundary between the sub-pixel units, thereby avoiding light leakage duo to the disordered electric field at the boundary between the sub-pixel units. The array substrate of the present disclosure is suitable for a multi-domain oriented IPS mode array substrate. The drain extension line can be used as a light blocking strip to prevent light leakage due to the disordered electric field at the boundary between the sub-pixels, and is overlapped with the middle portion of the common electrode line to form a storage capacitor.
-
公开(公告)号:US11112666B2
公开(公告)日:2021-09-07
申请号:US16765276
申请日:2019-12-05
Applicant: BOE Technology Group Co., Ltd.
Inventor: Chunping Long
IPC: G06F3/041 , G02F1/1362 , H01L27/12 , G02F1/1333 , G02F1/1343
Abstract: An array substrate and a display device are provided. The array substrate includes a substrate, which has a display area and a periphery wiring area at the outer side of the display area of the substrate; at least one periphery wiring in the periphery wiring area; an insulating layer on a side of the periphery wiring away from the substrate, wherein a plurality of grooves is formed in the insulating layer in region corresponding to the periphery wiring area, so as to form a barrier wall with the grooves; and a conductive shielding layer on one side of the insulating layer, an orthographic projection of portions, directly facing the grooves, of the periphery wiring on the substrate is within an orthographic projection of the conductive shielding layer on the substrate.
-
公开(公告)号:US10937980B2
公开(公告)日:2021-03-02
申请号:US16611961
申请日:2019-05-29
Applicant: BOE TECHNOLOGY GROUP CO., LTD.
Inventor: Chunping Long
Abstract: The present disclosure provides a package structure of a display component and a display device. The package structure of a display component includes: a base substrate, a display component arranged on a surface of the base substrate, and an package layer covering the display component, in which the package layer includes a second inorganic layer, an organic layer, and a first inorganic layer capable of reducing amount of charges to be trapped sequentially stacked along a direction toward the display component.
-
79.
公开(公告)号:US10790341B2
公开(公告)日:2020-09-29
申请号:US14914350
申请日:2015-11-19
Applicant: BOE TECHNOLOGY GROUP CO., LTD.
Inventor: Yidong Guo , Chunping Long
IPC: H01L27/32 , H01L31/18 , H01L31/068 , H01L27/142 , H01L51/00
Abstract: An array substrate, a fabrication method thereof, and an organic light-emitting diode display device are provided; the array substrate (10) comprises a base substrate (100), the base substrate (100) including a display region (102) and a peripheral region (101) surrounding the display region (102), the display region (102) including: a plurality of data lines (12) and a plurality of gate lines (11) intersecting with each other, a plurality of pixel regions (21), formed in a matrix and defined by the plurality of data lines (12) and the plurality of gate lines (11) intersecting with each other formed on the base substrate (100), wherein a thin film transistor (32) is formed in each of the plurality of pixel regions (21); and further, the array substrate (10) also comprises at least one solar cell unit (31), which, together with the thin film transistor (32), is located on a same side of the base substrate (100), and is formed in at least one of the plurality of pixel regions (21) and the peripheral region (101).
-
公开(公告)号:US10725356B2
公开(公告)日:2020-07-28
申请号:US16477915
申请日:2018-07-25
Applicant: BOE Technology Group Co., Ltd.
Inventor: Chunping Long , Jian Xu
IPC: H01L27/12 , G02F1/1362 , G02F1/1368
Abstract: An array substrate, a display panel and a display apparatus, used to improve crosstalk and afterimage, and increase display quality. The array substrate comprises a base substrate, several gate lines located on the base substrate, and several first common electrode lines, several second common electrode lines and several third common electrode lines located on the base substrate. The first common electrode lines are arranged in a parallel manner with respect to the gate lines, each first common electrode line being located in an area between two adjacent gate lines. The second common electrode lines are arranged in an insulated and intersecting manner with respect to the first common electrode lines, and the second common electrode lines are electrically connected to one portion of the first common electrode lines. The third common electrode lines are arranged in an insulated and intersecting manner with respect to the first common electrode lines.
-
-
-
-
-
-
-
-
-