-
公开(公告)号:US20190180706A1
公开(公告)日:2019-06-13
申请号:US16170395
申请日:2018-10-25
Inventor: Yishan Fu , Jun Fan , Fuqiang Li , Jiguo Wang
IPC: G09G3/36
Abstract: A pixel circuit and a display device are provided. The pixel circuit includes: a first inverter circuit having an input terminal connected to a first node and an output terminal connected to a second node; a second inverter circuit having an input terminal connected to the second node and an output terminal connected to a third node; a switching circuit configured to disconnect a connection between the first node and the third node when a first scanning signal is at an active level; and a control circuit configured to control a level of at least one of the first node and the second node according to a level control signal when the first scanning signal is at an active level. Based on this, it can help to avoid the output signal abnormality of the latch inside the pixel and enhance the working stability of the pixel circuit.
-
公开(公告)号:US20190172845A1
公开(公告)日:2019-06-06
申请号:US16256696
申请日:2019-01-24
Inventor: Dawei Shi , Xinyou Ji , Fuqiang Li , Jian Guo
IPC: H01L27/12 , G02F1/1345 , G02F1/1362 , G02F1/1368
Abstract: An array structure and a manufacturing method thereof are disclosed. The method for manufacturing the array structure includes: forming a gate insulating layer on a substrate; and etching the gate insulating layer at a position corresponding to a source/drain signal access terminal to form a through-hole structure provided with an outward-inclined side wall in the gate insulating layer.
-
公开(公告)号:US10229937B2
公开(公告)日:2019-03-12
申请号:US14409316
申请日:2014-06-20
Inventor: Dawei Shi , Xinyou Ji , Fuqiang Li , Jian Guo
IPC: H01L27/12 , G02F1/1362 , G02F1/1368 , G02F1/1345
Abstract: An array structure and a manufacturing method thereof are disclosed. The method for manufacturing the array structure includes: forming a gate insulating layer on a glass substrate; and etching the gate insulating layer at a position corresponding to a source/drain signal access terminal, and forming a through-hole structure provided with an outward-inclined side wall in the gate insulating layer. Conductive films in the source/drain signal access terminal and a gate signal access terminal which have wires thereof alternate with each other have a same height, so that the forces applied to conductive balls can be more uniform, and hence the conductivity can be improved.
-
74.
公开(公告)号:US10217428B2
公开(公告)日:2019-02-26
申请号:US15522368
申请日:2015-12-11
Inventor: Jun Fan , Jie Zhang , Fuqiang Li
Abstract: An output control unit of a shift register, a shift register and a driving method thereof, and a gate driving device. The output control unit includes N pull-up units, N pull-down units, and N signal output terminals. The nth pull-up unit is connected with a pull-up node, a high voltage source, an nth clock signal input terminal and an nth pull-down unit, the nth pull-down unit is connected to a pull-down node and a low voltage power source, and a connection point of the nth pull-up unit and the nth pull-down unit is further connected to the nth signal output terminal. The output control unit is configured to: provide clock signals from N clock signal input terminals to the N signal output terminals respectively under the control of a voltage of the pull-up node, and pull down levels of output signals of the N signal output terminals.
-
公开(公告)号:US10210789B2
公开(公告)日:2019-02-19
申请号:US15129650
申请日:2015-12-31
Inventor: Fuqiang Li , Jun Fan , Xiaochuan Chen , Xue Dong
IPC: G09G3/20 , G09G3/3266 , G09G3/36
Abstract: A display panel, driving method thereof and display apparatus are provided. The display panel comprises 4N gate lines, drive controlling circuit (1) connected to respective gate driving circuits and configured to output a group of timing control signals to respective gate driving circuits, and mode switching circuit (2) connected to drive controlling circuit (1), which can control drive controlling circuit (1) to drive all gate driving circuits to output scan signals sequentially to respective first gate line groups by taking two adjacent gate lines as first gate line group in scanning direction when receiving first mode control signal; and/or control drive controlling circuit (1) to drive all gate driving circuits to output scan signals sequentially to respective second gate line groups by taking four adjacent gate lines as second gate line group in scanning direction when receiving second mode control signal. Therefore, power consumption can be reduced, and standby-time can be prolonged.
-
公开(公告)号:US10177173B2
公开(公告)日:2019-01-08
申请号:US15304951
申请日:2015-12-11
Inventor: Jun Fan , Fuqiang Li , Fei Huang , Yun Qiao
Abstract: A touch drive circuit and a driving method therefor, an array substrate and a touch display apparatus relate to a field of display. The driving method includes: during touch scanning time period in one frame, by each of output control unit (2), receiving a touch enable signal, a common voltage signal and a touch scanning signal, and receiving an output signal of an shift register unit connected with the output control unit; and outputting, by each of the output control units, the touch scanning signal to a touch drive electrode connected with the touch control unit in a first time period according to the touch enable signal and the output signal of the shift register unit connected with the output control unit, wherein the first time period is scanning time allocated to the touch drive electrode in one frame of time.
-
公开(公告)号:US20180240377A1
公开(公告)日:2018-08-23
申请号:US15753488
申请日:2017-05-03
Applicant: BOE TECHNOLOGY GROUP CO., LTD.
Inventor: Rui Xu , Xue Dong , Hailin Xue , Xiaochuan Chen , Haisheng Wang , Fuqiang Li , Lei Wang , Changfeng Li , Haifeng Xu , Yanzhao Peng , Weixin Meng , Dawei Shi , Jian Guo
IPC: G09F9/302 , G09G3/36 , G02F1/1343 , G02F1/1362 , G02F1/1333 , G02F1/133
CPC classification number: G09F9/3023 , G02F1/13306 , G02F1/133308 , G02F1/134327 , G02F1/13454 , G02F1/136286 , G02F2201/56 , G09F9/30 , G09G3/20 , G09G3/3611
Abstract: The present disclosure provides a display screen and a display apparatus, the display screen comprising: a special-shaped display panel (01) of an irregular closed shape, and a display driving circuit (02) which is bonded at any edge of the special-shaped display panel (01) and configured to supply respective signals to gate lines and data lines in the special-shaped display panel (01).
-
公开(公告)号:US20170038887A1
公开(公告)日:2017-02-09
申请号:US14908648
申请日:2015-08-20
Inventor: Jie Zhang , Jun Fan , Fuqiang Li , Xue Dong , Xiaochuan Chen
IPC: G06F3/041 , G06F3/047 , G02F1/1368 , G02F1/1333 , G02F1/1343 , G06F3/044 , G02F1/1362
CPC classification number: G06F3/0416 , G02F1/1333 , G02F1/133308 , G02F1/133345 , G02F1/13338 , G02F1/134336 , G02F1/13439 , G02F1/136227 , G02F1/136286 , G02F1/1368 , G02F2001/134318 , G02F2201/121 , G02F2201/123 , G06F3/0412 , G06F3/044 , G06F3/047 , G06F2203/04103
Abstract: An in-cell touch screen and display device, which multiplex the common electrode layer as self-capacitance electrodes using self-capacitance principle, modify the pattern of the common electrode layer to segment it into a plurality of independent self-capacitance electrodes, and add on the array substrate touch control data lines that connect the respective self-capacitance electrodes to the touch control detection chip. Orthographic projections of the respective touch control data lines on the array substrate are all within areas where gaps between the pixel areas reside, so as to not affect the aperture ratio of pixel. Embodiments of the present invention modify the structure of the common electrode layer to segment it into self-capacitance electrodes, thus avoiding additional processes of manufacturing an array substrate, saving the production cost, and improving the production efficiency.
Abstract translation: 使用自电容原理将公共电极层复用为自电容电极的单元内触摸屏和显示装置修改公共电极层的图案,将其分割成多个独立的自电容电极,并添加 在将各个自身电容电极连接到触摸控制检测芯片的阵列基板上的触摸控制数据线。 阵列基板上的各个触摸控制数据线的正交投影都在像素区域之间的间隙位于的区域内,从而不影响像素的开口率。 本发明的实施例改变了公共电极层的结构,将其分割为自电容电极,从而避免了制造阵列基板的额外工艺,节省了生产成本,提高了生产效率。
-
79.
公开(公告)号:US09310948B2
公开(公告)日:2016-04-12
申请号:US14345050
申请日:2013-11-11
Inventor: Jian Sun , Fuqiang Li , Cheng Li
CPC classification number: G06F3/044 , G06F3/0412 , G06F2203/04112
Abstract: An array substrate, a touch screen panel and a display device are provided. The array substrate includes a plurality of gate lines, a plurality of data lines, a plurality of touch sensing units, and each touch sensing unit comprises a touch scanning line, a touch sensing line, a first transistor and a sensing electrode, the touch scanning line is connected with a gate electrode and a drain electrode of the first transistor and the sensing electrode is connected with a source electrode of the first transistor; the touch sensing line and the sensing electrode are provided in different layers, spaced apart by an insulating layer and have an overlapping region. This array substrate decreases areas of non-display regions on the array substrate, increases aperture ratio of the touch screen panel and in turn enhances brightness of the display device.
Abstract translation: 提供阵列基板,触摸屏面板和显示装置。 阵列基板包括多个栅极线,多个数据线,多个触摸感测单元,并且每个触摸感测单元包括触摸扫描线,触摸感测线,第一晶体管和感测电极,触摸扫描 线与第一晶体管的栅电极和漏极连接,感测电极与第一晶体管的源极连接; 触摸感测线和感测电极设置在不同的层中,由绝缘层隔开并具有重叠区域。 该阵列基板减少阵列基板上的非显示区域的面积,提高触摸屏面板的开口率,进而提高显示装置的亮度。
-
公开(公告)号:US12230340B2
公开(公告)日:2025-02-18
申请号:US17996293
申请日:2021-11-30
Applicant: BOE Technology Group Co., Ltd.
Inventor: Yunsik Im , Shunhang Zhang , Fuqiang Li , Changfeng Li , Liwei Liu , Hehe Hu , Ce Ning , Hui Zhang , Hongrun Wang , Zhuo Li
IPC: G11C19/28 , G09G3/20 , G09G3/3266 , G09G3/36
Abstract: The present disclosure provides a shift register unit, a gate driving circuit and a display device. The shift register unit provided by the present disclosure includes: an input sub-circuit, an output sub-circuit, at least one pull-down control sub-circuit, at least one pull-down sub-circuit, at least one first noise reduction sub-circuit, and a reverse bias sub-circuit; the reverse bias sub-circuit is configured to control transistors in at least part of sub-circuits connected to a pull-up node to be in a reverse bias state through a power voltage signal in response to a potential of the pull-up node, or control the transistors in at least part of the sub-circuits connected to the pull-up node to be in the reverse bias state through a cascade signal in response to a potential of a cascade signal terminal.
-
-
-
-
-
-
-
-
-