OVERSHOOT DETECTION IN VOLTAGE REGULATORS
    71.
    发明公开

    公开(公告)号:US20240295892A1

    公开(公告)日:2024-09-05

    申请号:US18592209

    申请日:2024-02-29

    IPC分类号: G05F1/613 G05F1/46

    CPC分类号: G05F1/613 G05F1/462

    摘要: A voltage regulator feedback circuit includes a first comparator, a second comparator and a logic circuit. The first comparator is configured to generate an overshoot signal based on a comparison of a voltage regulation target signal to a feedback voltage signal. The second comparator is configured to generate a forward current signal based on a comparison of the current sense amplifier voltage to a reference voltage. The logic circuit is configured to generate a breaking signal based on the overshoot signal and the forward current signal. A gate signal of a transistor connected between a second end of the inductor and a reference ground is generated based at least in part on the breaking signal and is configured to cause the transistor to open based at least in part on the breaking signal having a true value.

    Dual-mode high-side power field-effect transistor driver for power regulators

    公开(公告)号:US12057765B2

    公开(公告)日:2024-08-06

    申请号:US17707329

    申请日:2022-03-29

    IPC分类号: H02M1/08 H02M3/155

    CPC分类号: H02M1/08 H02M3/155

    摘要: Apparatuses and methods for operating a power converter are described. An integrated circuit can be integrated in a high-side driver of a high-side fiend-effect transistor (FET) of the power converter. The integrated circuit can detect a phase node voltage of a power integrated circuit. The integrated circuit can, in response to the phase node voltage being less than a threshold voltage, operate a high-side FET of the power integrated circuit in a constant-current mode. The integrated circuit can, in response to the phase node voltage being greater than the threshold voltage, operate the high-side FET of the power integrated circuit in a constant-voltage mode.

    SWITCHING REGULATOR WITH RAMP INJECTION SWITCH

    公开(公告)号:US20240258919A1

    公开(公告)日:2024-08-01

    申请号:US18162932

    申请日:2023-02-01

    发明人: Zheyuan Tan

    IPC分类号: H02M3/158

    CPC分类号: H02M3/158

    摘要: A switched-mode power supply, such as a constant on time regulator, is presented. The switched-mode power supply includes a high side power switch coupled to a low side power switch at a switching node. A ramp injection circuit is coupled to the switching node and a ramp switch is coupled to the ramp injection circuit are also provided. A driver is used to drive the high side power switch and the low side power switch and to control the ramp switch. The driver turns off the ramp switch when the switch-mode power supply enters a tri-state, and turns the ramp switch back on when the switch-mode power supply exists the tri-state. The tri-state occurs when the switched-mode power supply operates in a discontinuous current mode, when both the high side power switch and the low side power switch are turned off.

    In-situ silent fault detection for buzzers

    公开(公告)号:US11972675B2

    公开(公告)日:2024-04-30

    申请号:US17745990

    申请日:2022-05-17

    IPC分类号: G08B29/00 G01R31/56 G08B3/00

    CPC分类号: G08B29/00 G01R31/56 G08B3/00

    摘要: In an embodiment, a semiconductor device is disclosed. The semiconductor device includes a plurality of output pins. Each of the output pins is electrically connected to an input pin of a buzzer and to a buzzer driver. The buzzer driver is configured to cause the buzzer to emit an audible sound. The semiconductor device further includes a plurality of ground switches. Each ground switch is configured to connect a corresponding output pin of the plurality of output pins to ground when closed. The semiconductor device further includes a current generator that is configured to supply a test current to a given output pin of the plurality of output pins and a clamp switch that is configured to connect the given output pin to an analog-to-digital converter.

    DUAL DIGITAL PHASE LOCK LOOP WITH UNMODULATION COUPLING

    公开(公告)号:US20240120924A1

    公开(公告)日:2024-04-11

    申请号:US17961741

    申请日:2022-10-07

    摘要: Semiconductor devices for synchronizing networks are described. A semiconductor device can include an analog phase-lock loop (APLL) configured to output a first signal. The semiconductor device can further include a first digital phase-lock loop (DPLL) configured to output a second signal. The semiconductor device can further include a second DPLL configured to output a third signal. A combination of the first signal and the second signal can be used to generate a first output clock signal. A difference resulting from a subtraction of the second signal from the third signal can be used to generate a second output clock signal.

    MULTI-ELEMENT DRIVER TOPOLOGY FOR ELEMENT SELECTION

    公开(公告)号:US20230318361A1

    公开(公告)日:2023-10-05

    申请号:US18331583

    申请日:2023-06-08

    IPC分类号: H02J50/12 H04B5/00 H02M7/521

    摘要: Apparatuses including multiple selectable circuit elements are described. In an example, an apparatus may include a power supply configured to output a voltage. The apparatus may further include a controller connected to the power supply and a transmission unit connected to the controller. The transmission unit may be configured to output power. The transmission unit may include comprising an inverter connected to the power supply. The inverter may include a high-side switching element. The transmission unit may further include a circuit element a circuit connected to the power supply. The circuit may be configured to select the circuit element. The circuit may include a switch connected between the inverter and the circuit element. The switch and the high-side switching element may be configured to be driven by the voltage outputted by power supply. The controller may be configured to control the power being outputted by the transmission unit.

    Active measurement correction of resistive sensors

    公开(公告)号:US11747379B2

    公开(公告)日:2023-09-05

    申请号:US17592934

    申请日:2022-02-04

    IPC分类号: G01R27/26 G01R35/00

    CPC分类号: G01R27/2629 G01R35/005

    摘要: In an embodiment, an apparatus is disclosed that comprises a plurality of resistors arranged as a reverse bridge and configured to convert an input voltage to a scaled output voltage. The scaled output voltage is scaled to a target format based at least in part on a range of the input voltage and a fixed value of the plurality of resistors. The input voltage is generated based at least in part on at least one signal generated by a sensor based at least in part on a measurement of a property of a measurement target. At least one of the plurality of resistors has a resistance value of R and at least another of the plurality of resistors has a resistance value of R plus or minus ΔR.