THIN FILM TRANSISTOR THRESHOLD VOLTAGE OFFSET COMPENSATION CIRCUIT, GOA CIRCUIT, AND DISPLAY
    21.
    发明申请
    THIN FILM TRANSISTOR THRESHOLD VOLTAGE OFFSET COMPENSATION CIRCUIT, GOA CIRCUIT, AND DISPLAY 有权
    薄膜晶体管阈值电压偏移补偿电路,GOA电路和显示

    公开(公告)号:US20140191937A1

    公开(公告)日:2014-07-10

    申请号:US14127849

    申请日:2012-11-08

    Abstract: An output thin film transistor threshold voltage offset compensation circuit, a GOA circuit, and a display. The circuit includes: a first capacitor, comprising a first electrode and a second electrode, the first electrode being connected to the gate of an output thin film transistor and receiving a charge signal, the second electrode being connected to the drain of the output thin film transistor, the first capacitor being used for, under the action of the charge signal, making the first electrode and the second electrode have a same voltage, so that a voltage difference between the drain and the source of the output thin film transistor is equal to a threshold voltage thereof; a first switch unit, connected to the drain and the source of the output thin film transistor, and opening under the action of a first clock signal, so that a voltage difference between the gate and the source of the output thin film transistor is equal to the threshold voltage thereof.

    Abstract translation: 输出薄膜晶体管阈值电压偏移补偿电路,GOA电路和显示器。 该电路包括:第一电容器,包括第一电极和第二电极,第一电极连接到输出薄膜晶体管的栅极并接收电荷信号,第二电极连接到输出薄膜的漏极 晶体管,在充电信号的作用下,第一电容器用于使第一电极和第二电极具有相同的电压,使得输出薄膜晶体管的漏极和源极之间的电压差等于 其阈值电压; 第一开关单元,连接到输出薄膜晶体管的漏极和源极,并且在第一时钟信号的作用下打开,使得输出薄膜晶体管的栅极和源极之间的电压差等于 其阈值电压。

    Array substrate, method for manufacturing the same, and display device

    公开(公告)号:US09659978B2

    公开(公告)日:2017-05-23

    申请号:US14935351

    申请日:2015-11-06

    CPC classification number: H01L27/1259 H01L27/1255

    Abstract: An array substrate includes a GOA circuit area and a display area, the GOA circuit area includes a TFT area and a lead-wire area, the display area includes a data line and a gate line. The GOA circuit area is provided with at least one first via and at least one second via, a data-line metal layer is disposed at the bottom of the at least one first via, and a gate-line metal layer is disposed at the bottom of the at least one second via. The GOA circuit area further includes a first electrode and a second electrode, the data-line metal layer is electrically connected to one electrode through the at least one first via, the gate-line metal layer is electrically connected to the other electrode through the at least one second via, such that a capacitor is formed between the first electrode and the second electrode.

    LIGHT GUIDING PLATE AND METHOD FOR MANUFACTURING THE SAME AND BACKLIGHT SOURCE AND DISPLAY DEVICE COMPRISING THE SAME
    26.
    发明申请
    LIGHT GUIDING PLATE AND METHOD FOR MANUFACTURING THE SAME AND BACKLIGHT SOURCE AND DISPLAY DEVICE COMPRISING THE SAME 有权
    光导板及其制造方法及背光源及其包括的显示装置

    公开(公告)号:US20150160402A1

    公开(公告)日:2015-06-11

    申请号:US14361058

    申请日:2013-06-14

    Abstract: A method of manufacturing a light guiding plate comprises steps of forming a protrusion array composed of a plurality of protrusions (300) on a surface of a substrate (100); and forming reflective layers (301) on side facets of the protrusions (300) respectively, in such a way that, the farther away from a side of the substrate (100) the protrusion (300) with the reflective layer is, the greater the reflectivity of the reflective layer (301) is. The light emitted from the light guiding plate made by the method is relatively uniform, and the heating issue is also avoided.

    Abstract translation: 制造导光板的方法包括在基板(100)的表面上形成由多个突起(300)构成的突起阵列的步骤; 以及分别在所述突起(300)的侧面上形成反射层(301),使得所述突起(300)与所述反射层越远离所述基板(100)的一侧越远,所述反射层 反射层(301)的反射率为。 由该方法制成的导光板发出的光相对均匀,也避免了发热问题。

    Pixel unit, array substrate, liquid crystal panel and method for manufacturing the array substrate
    27.
    发明授权
    Pixel unit, array substrate, liquid crystal panel and method for manufacturing the array substrate 有权
    像素单元,阵列基板,液晶面板及阵列基板的制造方法

    公开(公告)号:US08982307B2

    公开(公告)日:2015-03-17

    申请号:US13703567

    申请日:2012-09-28

    Abstract: Embodiments of the present invention disclose a pixel unit, an array substrate, a liquid crystal panel, a display device and a manufacturing method thereof. The pixel unit comprises a thin film transistor, a pixel electrode and a common electrode, the thin film transistor comprising a gate electrode, a gate insulating layer provided on the gate electrode, an active layer provided on the gate insulating layer, a source electrode and a drain electrode provided on the active layer, and a passivation layer provided on the source electrode and the drain electrode; wherein the common electrode is provided directly on the passivation layer; and the pixel electrode is provided under the passivation layer and is connected to the drain electrode of the thin film transistor. For the array substrate, the liquid crystal panel, the display device and the manufacturing method thereof, it is possible to increase view angles, lower power consumption, and increase aperture ratio, thereby improving display quality.

    Abstract translation: 本发明的实施例公开了像素单元,阵列基板,液晶面板,显示装置及其制造方法。 像素单元包括薄膜晶体管,像素电极和公共电极,薄膜晶体管包括栅极电极,设置在栅极电极上的栅极绝缘层,设置在栅极绝缘层上的有源层,源极和 设置在所述有源层上的漏电极和设置在所述源电极和所述漏电极上的钝化层; 其中所述公共电极直接设置在所述钝化层上; 并且像素电极设置在钝化层下方并连接到薄膜晶体管的漏电极。 对于阵列基板,液晶面板,显示装置及其制造方法,可以增加视角,降低功耗并增加开口率,从而提高显示质量。

    Narrow frame liquid crystal display and method for producing the same, large screen liquid crystal display apparatus

    公开(公告)号:US09874793B2

    公开(公告)日:2018-01-23

    申请号:US14191917

    申请日:2014-02-27

    Inventor: Chao Xu Wei Qin

    CPC classification number: G02F1/13452 Y10T29/49126

    Abstract: A narrow frame liquid crystal display, comprising: an array substrate comprising a first mounting area and a second mounting area; a color film substrate mounted on the first mounting area; a first chip bonded onto the second mounting area of the array substrate; a first flexible circuit board bonded onto the second mounting area of the array substrate; a first lead configured to electrically connect the first chip and the first flexible circuit board; and a second lead configured to electrically connect a display region of the array substrate and the first chip. The first chip, the first lead and the first flexible circuit board are sequentially arranged on the second mounting area in a first direction away from the color film substrate. A distance between the first chip and the first flexible circuit board is set to be less than 10 mm. The size of the area for mounting the chip can be reduced, and the frame of the liquid crystal display can become narrower. The present invention further provides a method of producing narrow frame liquid crystal displays.

    Array substrate, manufacturing method thereof, and display device
    30.
    发明授权
    Array substrate, manufacturing method thereof, and display device 有权
    阵列基板及其制造方法以及显示装置

    公开(公告)号:US09461073B2

    公开(公告)日:2016-10-04

    申请号:US14429870

    申请日:2014-06-05

    Abstract: The embodiments of the invention provide an array substrate, a method for manufacturing the same and a display device, relate to the field of display technology, and can reduce the color cast phenomenon of the display device, and improve the display effect. The array substrate comprises a plurality of pixel units which are arranged in an array, each of the pixel units comprises a plurality of sub-pixel units, the width of each of the sub-pixel units is equal, each of the sub-pixel units corresponds to one first electrode, the first electrode comprises a plurality of strip-shaped structures which are arranged at an equal interval, and intervals of the strip-shaped structures of the first electrodes corresponding to different sub-pixel units in each of the pixel units are not completely equal; any of the sub-pixel units meets Q·W+(Q−1)D

    Abstract translation: 本发明的实施例提供阵列基板,其制造方法和显示装置,涉及显示技术领域,并且可以减少显示装置的着色现象​​,并提高显示效果。 阵列基板包括以阵列布置的多个像素单元,每个像素单元包括多个子像素单元,每个子像素单元的宽度相等,每个子像素单元 对应于一个第一电极,第一电极包括以等间隔布置的多个条形结构,并且第一电极的条形结构的间隔对应于每个像素单元中的不同子像素单元 不完全平等 任何子像素单元满足Q·W +(Q-1)D

Patent Agency Ranking