知搜-全球专利检索

  1. Login
  2. Sign Up

Search Results

34 records (took 0.035 seconds)

    Light guide plate, back light module and display apparatus
    11.
    发明授权
    Light guide plate, back light module and display apparatus 有权

    公开(公告)号：US09726807B2

    公开(公告)日：2017-08-08

    申请号：US14164693

    申请日：2014-01-27

    Applicant: BOE Technology Group Co., LTD.

    Inventor： Heecheol Kim ,  Yan Wei ,  Chao Xu ,  Chunfang Zhang

    IPC: F21V7/04 ,  F21V8/00

    CPC classification number: G02B6/0063 ,  G02B6/0055 ,  G02B6/0076

    Abstract: In the light guide plate, a surface of the reflection sheet away from the bottom surface is configured as a reflection surface. Regions of the light guide plate body except the reflection sheets are configured as light transmission regions. The light transmission regions and the reflection sheets are alternately arranged; a plurality of transmission protrusions are disposed at the light transmission region inside the light guide plate body; a reflection coating layer is formed on side surfaces of each of the transmission protrusion. Since the reflection sheets are provided inside the light guide plate body, the reflection sheet reflects light which is directed from the one surface and passes through the display panel, and prevents the light, directed from the other surface of the display apparatus, from passing through the display panel and interfering with the normal display of the one surface.

    Thin film transistor threshold voltage offset compensation circuit, GOA circuit, and display
    12.
    发明授权
    Thin film transistor threshold voltage offset compensation circuit, GOA circuit, and display 有权
    薄膜晶体管阈值电压偏移补偿电路，GOA电路和显示器

    公开(公告)号：US09014327B2

    公开(公告)日：2015-04-21

    申请号：US14127849

    申请日：2012-11-08

    Applicant: BOE Technology Group Co., Ltd.

    Inventor： Chao Xu ,  Chunfang Zhang ,  Yan Wei

    IPC: G11C19/00 ,  H03K17/30 ,  G09G3/36

    CPC classification number: H03K17/302 ,  G09G3/3648 ,  G09G3/3674 ,  G09G3/3677 ,  G09G2300/043 ,  G09G2310/0286 ,  G09G2320/045 ,  G11C19/28

    Abstract: An output thin film transistor threshold voltage offset compensation circuit, a GOA circuit, and a display. The circuit includes: a first capacitor, comprising a first electrode and a second electrode, the first electrode being connected to the gate of an output thin film transistor and receiving a charge signal, the second electrode being connected to the drain of the output thin film transistor, the first capacitor being used for, under the action of the charge signal, making the first electrode and the second electrode have a same voltage, so that a voltage difference between the drain and the source of the output thin film transistor is equal to a threshold voltage thereof; a first switch unit, connected to the drain and the source of the output thin film transistor, and opening under the action of a first clock signal, so that a voltage difference between the gate and the source of the output thin film transistor is equal to the threshold voltage thereof.

    Abstract translation: 输出薄膜晶体管阈值电压偏移补偿电路，GOA电路和显示器。 该电路包括：第一电容器，包括第一电极和第二电极，第一电极连接到输出薄膜晶体管的栅极并接收电荷信号，第二电极连接到输出薄膜的漏极 晶体管，在充电信号的作用下，第一电容器用于使第一电极和第二电极具有相同的电压，使得输出薄膜晶体管的漏极和源极之间的电压差等于 其阈值电压; 第一开关单元，连接到输出薄膜晶体管的漏极和源极，并且在第一时钟信号的作用下打开，使得输出薄膜晶体管的栅极和源极之间的电压差等于 其阈值电压。

    Method and Device for Adjusting a Display Picture
    14.
    发明申请
    Method and Device for Adjusting a Display Picture 有权
    调整显示图像的方法和装置

    公开(公告)号：US20140104322A1

    公开(公告)日：2014-04-17

    申请号：US14051738

    申请日：2013-10-11

    Applicant: BOE Technology Group Co., Ltd.

    Inventor： Chao Xu ,  Chunfang Zhang ,  Yan Wei ,  Heecheol Kim

    IPC: G09G3/36

    CPC classification number: G09G3/3696 ,  G09G3/3611 ,  G09G2310/08 ,  G09G2320/0242 ,  G09G2370/08 ,  G09G2370/14

    Abstract: The present invention discloses a method and a device for adjusting a display picture to solve a problem in the prior art that when Greenish phenomenon of a liquid crystal display screen is alleviated, aperture ratio of the display panel is decreased so that power consumption of the screen is increased. The method for adjusting the display picture includes the steps of: receiving a first clock signal for controlling a data line voltage signal for a pixel of the first color in the display picture and receiving a second clock signal for controlling data line voltage signals for pixels of the other colors; and making a pulse width at high level of the first clock signal smaller than a high level pulse width of the second clock signal, wherein the first color is closer to green than other colors.

    Abstract translation: 本发明公开了一种用于调整显示画面以解决现有技术中的问题的方法和装置，当液晶显示屏的绿色现象得到缓解时，显示面板的开口率减小，从而屏幕的功耗 增加了。 用于调整显示图像的方法包括以下步骤：接收用于控制显示图像中的第一颜色的像素的数据线电压信号的第一时钟信号，并且接收第二时钟信号，用于控制数据线电压信号， 其他颜色; 并使第一时钟信号的高电平的脉冲宽度小于第二时钟信号的高电平脉冲宽度，其中第一颜色比其他颜色更接近于绿色。

    Liquid crystal panel and liquid crystal display
    18.
    发明授权
    Liquid crystal panel and liquid crystal display 有权
    液晶面板和液晶显示屏

    公开(公告)号：US09488860B2

    公开(公告)日：2016-11-08

    申请号：US14348419

    申请日：2013-08-13

    Applicant: BOE TECHNOLOGY GROUP CO., LTD.

    Inventor： Chao Xu ,  Wei Qin ,  Heecheol Kim

    IPC: G02F1/1347 ,  G02F1/1335 ,  G02F1/1333

    CPC classification number: G02F1/133553 ,  G02F1/1333 ,  G02F1/133514 ,  G02F1/1336 ,  G02F2001/133342 ,  G02F2001/133562 ,  G02F2001/133567 ,  G02F2001/133616

    Abstract: A liquid crystal panel and a LCD are provided. The liquid crystal panel comprises an array substrate (1) and a color filter substrate disposed (2) as opposed to each other and a liquid crystal layer (3) disposed therebetween, wherein a first barrier layer (5) is disposed on the array substrate (1), the first barrier layer (5) comprises a first part (11) configured to reflect light and a second part (12) configured to transmit light, the first and second parts (11, 12) are arranged alternately; a second barrier layer (6) is disposed on the color filter substrate (2), the second barrier layer (6) comprises a third part (13) configured to reflect light and a fourth part (14) configured to transmit light, the third and fourth parts (13, 14) are arranged alternately; the first part (11) of the first barrier layer (5) and the fourth part (14) of the second barrier layer (6) are equal in width and aligned to each other, the second part (12) of the first barrier layer (5) and the third part (13) of the second barrier layer (6) are equal in width and aligned to each other, such that light passing through the second part (12) of the first barrier layer (5) is reflected by the third part (13) of the second barrier layer (6), and light passing through the fourth part (14) of the second barrier layer (6) is reflected by the first part (11) of the first barrier layer (5). The liquid crystal panel of the invention realizes dual-side display at a lower cost.

    Abstract translation: 提供液晶面板和LCD。 液晶面板包括阵列基板（1）和布置成彼此相对的滤色器基板（2）和设置在其间的液晶层（3），其中第一阻挡层（5）设置在阵列基板 （1）中，第一阻挡层（5）包括被配置为反射光的第一部分（11）和被配置为透射光的第二部分（12），第一和第二部分（11,12）交替布置; 第二阻挡层（6）设置在滤色器基板（2）上，第二阻挡层（6）包括被配置为反射光的第三部分（13）和被配置为透射光的第四部分（14），第三阻挡层 和第四部分（13,14）交替布置; 第一阻挡层（5）的第一部分（11）和第二阻挡层（6）的第四部分（14）的宽度相等并且彼此对准，第一阻挡层的第二部分（12） 所述第二阻挡层（6）的所述第二部分（5）和所述第三部分（13）的宽度相等并且彼此对准，使得穿过所述第一阻挡层（5）的所述第二部分（12）的光被所述第一阻挡层 第二阻挡层（6）的第三部分（13）和穿过第二阻挡层（6）的第四部分（14）的光被第一阻挡层（5）的第一部分（11）反射， 。 本发明的液晶面板以更低的成本实现双面显示。

    ARRAY SUBSTRATE, METHOD OF MANUFACTURING THE SAME, AND LIQUID CRYSTAL DISPLAY APPARATUS
    19.
    发明申请
    ARRAY SUBSTRATE, METHOD OF MANUFACTURING THE SAME, AND LIQUID CRYSTAL DISPLAY APPARATUS 审中-公开
    阵列基板，其制造方法和液晶显示装置

    公开(公告)号：US20160011458A1

    公开(公告)日：2016-01-14

    申请号：US14409841

    申请日：2014-04-30

    Applicant: BOE Technology Group Co., Ltd.

    Inventor： Zhiqiang Xu ,  Hee Cheol Kim ,  Chao Xu

    IPC: G02F1/1335 ,  G02F1/1343

    CPC classification number: G02F1/133528 ,  G02F1/133514 ,  G02F1/1337 ,  G02F1/134309 ,  G02F1/134336 ,  G02F1/134363 ,  G02F1/13439 ,  G02F2001/134318 ,  G02F2001/134345 ,  G02F2001/134372

    Abstract: The present invention discloses an array substrate, a method of manufacturing the same, and a liquid crystal display apparatus. The present invention relates a display technical field, and an object of which is to reduce a display chromatic aberration and improve a display effect. The array substrate comprises a plurality of pixel units arranged in an array. The pixel units each comprise at least a first sub pixel unit, a second sub pixel unit and a third sub pixel unit. The sub pixel units each comprise a pixel electrode, a common electrode and an orientation layer. At least one of the pixel electrode and the common electrode in each of the sub pixel units is configured to be a strip electrode. The strip electrode of the first sub pixel unit defines a first angle with respect to an orientation of the orientation layer, the strip electrode of the second sub pixel unit defines a second angle with respect to the orientation of the orientation layer, the strip electrode of the third sub pixel unit defines a third angle with respect to the orientation of the orientation layer. At least two of the first angle, the second angle and the third angle are not equal to each other.

    Abstract translation: 本发明公开了一种阵列基板及其制造方法以及液晶显示装置。 本发明涉及一种显示技术领域，其目的在于减少显示色差并提高显示效果。 阵列基板包括以阵列排列的多个像素单元。 像素单元各自包括至少第一子像素单元，第二子像素单元和第三子像素单元。 子像素单元各自包括像素电极，公共电极和取向层。 每个子像素单元中的像素电极和公共电极中的至少一个被配置为带状电极。 第一子像素单元的带状电极相对于取向层的取向限定第一角度，第二子像素单元的带状电极相对于取向层的取向限定第二角度， 第三子像素单元限定相对于取向层的取向的第三角度。 第一角度，第二角度和第三角度中的至少两个彼此不相等。

    Array substrate with a gate driver on array (GOA) circuit and display device
    20.
    发明授权
    Array substrate with a gate driver on array (GOA) circuit and display device 有权
    具有阵列（GOA）电路和显示装置上的栅极驱动器的阵列衬底

    公开(公告)号：US09196640B2

    公开(公告)日：2015-11-24

    申请号：US14139834

    申请日：2013-12-23

    Applicant: BOE TECHNOLOGY GROUP CO., LTD.

    Inventor： Chao Xu ,  Heecheol Kim

    IPC: H01L29/12 ,  H01L29/10 ,  H01L29/18 ,  H01L33/00 ,  H01L27/12

    CPC classification number: H01L27/1259 ,  H01L27/1255

    Abstract: An array substrate includes a GOA circuit area and a display area, the GOA circuit area includes a TFT area and a lead-wire area, the display area includes a data line and a gate line. The GOA circuit area is provided with at least one first via and at least one second via, a data-line metal layer is disposed at the bottom of the at least one first via, and a gate-line metal layer is disposed at the bottom of the at least one second via. The GOA circuit area further includes a first electrode and a second electrode, the data-line metal layer is electrically connected to one electrode through the at least one first via, the gate-line metal layer is electrically connected to the other electrode through the at least one second via, such that a capacitor is formed between the first electrode and the second electrode.

    Abstract translation: 阵列基板包括GOA电路区域和显示区域，GOA电路区域包括TFT区域和引线区域，显示区域包括数据线和栅极线。 GOA电路区域设置有至少一个第一通孔和至少一个第二通孔，数据线金属层设置在至少一个第一通孔的底部，并且栅极金属层设置在底部 的至少一个第二通孔。 所述GOA电路区域还包括第一电极和第二电极，所述数据线金属层通过所述至少一个第一通孔电连接到一个电极，所述栅极线金属层通过所述至少一个第一通孔电连接到另一个电极 至少一秒钟的通孔，使得在第一电极和第二电极之间形成电容器。

Patent Agency Ranking