SEMICONDUCTOR PACKAGES AND PACKAGE MODULES USING THE SAME
    13.
    发明申请
    SEMICONDUCTOR PACKAGES AND PACKAGE MODULES USING THE SAME 有权
    半导体封装和使用相同的封装模块

    公开(公告)号:US20160218065A1

    公开(公告)日:2016-07-28

    申请号:US15004176

    申请日:2016-01-22

    Applicant: JEONG-KYU HA

    Inventor: JEONG-KYU HA

    Abstract: A semiconductor package includes a flexible film substrate including a chip mounting region and a cut-line interposed between an inner region and an outer region of the flexible film substrate, the cut-line partially surrounding the inner region. The semiconductor package further includes first interconnection lines extending in the inner region from a first side of the chip mounting region towards an edge of the inner region of the flexible film substrate, and second interconnection lines extending in the outer region from a second side of the chip mounting region towards an edge of the outer region of the flexible film substrate. The edge of the inner region and the edge of the outer region are located on the first side of the semiconductor chip.

    Abstract translation: 半导体封装包括柔性膜基板,该柔性膜基板包括芯片安装区域和插入在柔性膜基板的内部区域和外部区域之间的切割线,该切割线部分地围绕内部区域。 所述半导体封装还包括在所述内部区域中从所述芯片安装区域的第一侧朝向所述柔性膜基板的内部区域的边缘延伸的第一互连线,以及在所述外部区域中从所述第二侧延伸到所述第二互连线 芯片安装区域朝向柔性膜基板的外部区域的边缘。 内部区域的边缘和外部区域的边缘位于半导体芯片的第一侧。

    METHOD OF FABRICATING FILM CIRCUIT SUBSTRATE AND METHOD OF FABRICATING CHIP PACKAGE INCLUDING THE SAME
    14.
    发明申请
    METHOD OF FABRICATING FILM CIRCUIT SUBSTRATE AND METHOD OF FABRICATING CHIP PACKAGE INCLUDING THE SAME 审中-公开
    制造薄膜电路基板的方法及其制造方法

    公开(公告)号:US20120021600A1

    公开(公告)日:2012-01-26

    申请号:US13184810

    申请日:2011-07-18

    Abstract: A method of fabricating a film circuit substrate and a method of fabricating a chip package. The method of fabricating a film circuit substrate can include providing a base film including a chip packaging area to package a chip and a separation area to separate the two chip packaging areas from each other, the separation area including a cut area and an uncut area; forming a reserve interconnection pattern having a first height on the base film; and forming an interconnection pattern having a second height that is lower than the first height on the out area by selectively etching the reserve interconnection pattern of the cut area.

    Abstract translation: 薄膜电路基板的制造方法以及芯片封装的制造方法。 制造薄膜电路基板的方法可以包括提供包括芯片封装区域以包装芯片的基膜和分离区域,以将两个芯片封装区域彼此分离,分离区域包括切割区域和未切割区域; 在基膜上形成具有第一高度的保留互连图案; 以及通过选择性地蚀刻所述切割区域的预留互连图案,形成具有低于所述外部区域上的所述第一高度的第二高度的互连图案。

Patent Agency Ranking