知搜-全球专利检索

  1. Login
  2. Sign Up

Search Results

6 records (took 0.013 seconds)

    LIQUID CRYSTAL DISPLAY PANEL AND METHOD FOR MANUFACTURING THE SAME
    1.
    发明申请
    LIQUID CRYSTAL DISPLAY PANEL AND METHOD FOR MANUFACTURING THE SAME 有权
    液晶显示面板及其制造方法

    公开(公告)号：US20150268503A1

    公开(公告)日：2015-09-24

    申请号：US14645023

    申请日：2015-03-11

    Applicant: Samsung Display Co., Ltd.

    Inventor： Ock-Soo SON ,  Hyun-Wuk Kim ,  Sung-In Ro ,  Jean-Ho Song ,  Eun-Je Jang ,  Sung-Jin Hong

    IPC: G02F1/1339 ,  H01L27/12 ,  G02F1/1362 ,  G02F1/1335 ,  G02F1/1368 ,  G02F1/1333

    CPC classification number: G02F1/136227 ,  G02F1/133345 ,  G02F1/136286 ,  G02F1/1368 ,  G02F2001/136222 ,  H01L27/1218 ,  H01L29/78636

    Abstract: A liquid crystal display panel includes a base substrate, a first step difference compensating pattern, a gate metal pattern, a semiconductor pattern, a source electrode, a drain electrode, a pixel electrode and a color filter. The first step difference compensating pattern is disposed on the base substrate and includes an inorganic material. The gate metal pattern is disposed on the first step difference compensating pattern and includes a gate electrode and a gate line electrically connected to the gate electrode. The semiconductor pattern is overlapped with the gate electrode. The source electrode is electrically connected to the semiconductor pattern. The drain electrode is electrically connected to the semiconductor pattern and is spaced apart from the source electrode. The pixel electrode is electrically connected to the drain electrode. The color filter is overlapped with the pixel electrode.

    Abstract translation: 液晶显示面板包括基底，第一阶差补偿图案，栅极金属图案，半导体图案，源电极，漏电极，像素电极和滤色器。 第一阶差补偿图案设置在基底基板上并且包括无机材料。 栅极金属图案设置在第一阶差补偿图案上，并且包括栅极电极和与栅电极电连接的栅极线。 半导体图案与栅电极重叠。 源电极与半导体图形电连接。 漏电极与半导体图形电连接并与源电极间隔开。 像素电极电连接到漏电极。 滤色器与像素电极重叠。

    Thin film transistor array panel and manufacturing method thereof
    2.
    发明授权
    Thin film transistor array panel and manufacturing method thereof 有权
    薄膜晶体管阵列面板及其制造方法

    公开(公告)号：US09064756B2

    公开(公告)日：2015-06-23

    申请号：US14077002

    申请日：2013-11-11

    Applicant: Samsung Display Co., Ltd.

    Inventor： Hyun-Young Kim ,  Sung-In Ro ,  Cheoll-Hee Jeon

    IPC: H01L21/00 ,  H01L27/12 ,  G02F1/1345 ,  G02F1/1362 ,  H01L21/28 ,  H01L21/283 ,  H01L21/48

    CPC classification number: H01L27/1259 ,  G02F1/13458 ,  G02F1/136227 ,  G02F2001/136236 ,  H01L21/28008 ,  H01L21/283 ,  H01L21/4885 ,  H01L27/124 ,  H01L27/1288

    Abstract: A thin film transistor array panel includes: a substrate including a display area and a drive region in which a driving chip for transmitting a driving signal to the pixels is located; a gate line in the display area; a storage electrode line; a gate driving pad coupled to the driving chip; a gate insulating layer; a first semiconductor layer on the gate insulating layer and overlapped with a gate electrode protruding from the gate line; a second semiconductor layer formed on the gate insulating layer and overlapped with a sustain electrode protruding from the storage electrode line; a data line crossing the gate line in an insulated manner and a drain electrode separated from the data line; and a pixel electrode coupled to the drain electrode, and the drain electrode comprises a drain bar facing the source electrode, and a drain extender overlapped with the second semiconductor layer.

    Abstract translation: 薄膜晶体管阵列面板包括：基板，包括显示区域和驱动区域，驱动区域中驱动信号发送到像素的驱动芯片; 显示区域中的栅极线; 存储电极线; 耦合到驱动芯片的栅极驱动焊盘; 栅极绝缘层; 栅极绝缘层上的第一半导体层，并与从栅极线突出的栅电极重叠; 形成在所述栅极绝缘层上并与从所述存储电极线突出的维持电极重叠的第二半导体层; 以绝缘方式与栅极线交叉的数据线和与数据线分离的漏电极; 以及耦合到所述漏电极的像素电极，并且所述漏电极包括面向所述源电极的漏极条和与所述第二半导体层重叠的漏极延伸器。

    THIN FILM TRANSISTOR ARRAY PANEL AND MANUFACTURING METHOD THEREOF
    6.
    发明申请
    THIN FILM TRANSISTOR ARRAY PANEL AND MANUFACTURING METHOD THEREOF 有权
    薄膜晶体管阵列及其制造方法

    公开(公告)号：US20140065749A1

    公开(公告)日：2014-03-06

    申请号：US14077002

    申请日：2013-11-11

    Applicant: Samsung Display Co., Ltd.

    Inventor： Hyun-Young Kim ,  Sung-In Ro ,  Cheoll-Hee Jeon

    IPC: H01L27/12 ,  H01L21/28 ,  H01L21/283 ,  H01L21/48

    CPC classification number: H01L27/1259 ,  G02F1/13458 ,  G02F1/136227 ,  G02F2001/136236 ,  H01L21/28008 ,  H01L21/283 ,  H01L21/4885 ,  H01L27/124 ,  H01L27/1288

    Abstract: A thin film transistor array panel includes: a substrate including a display area and a drive region in which a driving chip for transmitting a driving signal to the pixels is located; a gate line in the display area; a storage electrode line; a gate driving pad coupled to the driving chip; a gate insulating layer; a first semiconductor layer on the gate insulating layer and overlapped with a gate electrode protruding from the gate line; a second semiconductor layer formed on the gate insulating layer and overlapped with a sustain electrode protruding from the storage electrode line; a data line crossing the gate line in an insulated manner and a drain electrode separated from the data line; and a pixel electrode coupled to the drain electrode, and the drain electrode comprises a drain bar facing the source electrode, and a drain extender overlapped with the second semiconductor layer.

    Abstract translation: 薄膜晶体管阵列面板包括：基板，包括显示区域和驱动区域，驱动区域中驱动信号发送到像素的驱动芯片; 显示区域中的栅极线; 存储电极线; 耦合到驱动芯片的栅极驱动焊盘; 栅极绝缘层; 栅极绝缘层上的第一半导体层，并与从栅极线突出的栅电极重叠; 形成在所述栅极绝缘层上并与从所述存储电极线突出的维持电极重叠的第二半导体层; 以绝缘方式与栅极线交叉的数据线和与数据线分离的漏电极; 以及耦合到所述漏电极的像素电极，并且所述漏电极包括面向所述源电极的漏极条和与所述第二半导体层重叠的漏极延伸器。

Patent Agency Ranking